Transistors and methods of forming them

A technology of transistors and dummy gate layers, applied in the field of transistors and their formation, can solve problems such as poor performance and poor morphology of high-K gate metal gate transistors, and achieve the effect of balanced threshold voltage and stable performance
CN105990113BActive Publication Date: 2018-12-21SEMICON MFG INT (SHANGHAI) CORP

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
SEMICON MFG INT (SHANGHAI) CORP
Publication Date
2018-12-21

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A transistor and a forming method thereof are disclosed. The forming method of the transistor comprises the following steps: providing a substrate with a pseudo gate film on the surface; etching part of the pseudo gate film in the thickness direction; after etching part of the pseudo gate film in the thickness direction, forming a second initial pseudo gate layer and a plurality of first initial pseudo gate layers on the surface of the second initial pseudo gate layer, wherein a first opening is formed between every two adjacent second initial pseudo gate layers; oxidizing the sidewalls of the first initial pseudo gate layers and the second initial pseudo gate layer on the bottoms of the first openings, forming a first oxide layer on the sidewall surfaces of the first initial pseudo gate layers, and making the second initial pseudo gate layer on the bottoms of the first openings form a second oxide layer and the remaining second initial pseudo gate layer and first initial pseudo gate layers form pseudo gates, wherein the bottom size of the pseudo gates is greater than the top size; forming a dielectric layer on the surface of substrate, wherein the dielectric layer exposes the top surfaces of the pseudo gates; removing the pseudo gates, and forming second openings in the dielectric layer; and forming gate structures in the second openings. The performance of the formed transistor is improved.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a transistor and a forming method thereof. Background technique

[0002] With the rapid development of integrated circuit manufacturing technology, the size of semiconductor devices in integrated circuits, especially MOS (Metal Oxide Semiconductor, metal-oxide-semiconductor) devices, is continuously reduced to meet the miniaturization and development of integrated circuits. Integration requirements, and transistor devices are one of the important components of MOS devices.

[0003] For transistor devices, as the size of the transistor continues to shrink, the gate dielectric layer formed of silicon oxide or silicon oxynitride material in the prior art cannot meet the performance requirements of the transistor. In particular, transistors formed with silicon oxide or silicon oxynitride as the gate dielectric layer are prone to a series of problems such as leaka...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More