Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A trigger group clock gating method based on activity similarity

A clock gating and flip-flop technology, applied in the field of gate-level clock gating, can solve the problem of difficulty in ensuring clock gating efficiency, and achieve the effect of increasing the gating period and reducing dynamic power consumption.

Active Publication Date: 2019-07-26
RES INST OF SOUTHEAST UNIV IN SUZHOU
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, synthesis tools mainly realize the gate control of some flip-flops through the derivation of logic functions, so it is difficult to guarantee high clock gating efficiency.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A trigger group clock gating method based on activity similarity
  • A trigger group clock gating method based on activity similarity
  • A trigger group clock gating method based on activity similarity

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0043] A DSP IP kernel CEVA-TL421 of CEVA Company is selected as the design verification object, and a synthesis tool DC of Synopsys Company is used to realize synthesis clock gating. For clock gating based on activity similarity, the activity information of the flip-flop needs to be obtained first. Flip-flop activity files are obtained through a large number of simulations of the synthesized gate-level netlist in typical modes. The file mainly includes three parts: the file information part, each trigger pin code, and each cycle trigger pin flip statistics. The second and third parts can be divided into two files and processed separately. Use the Perl script to split and match the two files, and count the activity vector of the trigger by matching the same pin. For the trigger pin code file, divide it by each trigger; for the trigger pin flip file of each period, divide it by period. The activity vector obtained by statistics is a binary vector. In the flip-flop activity v...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an activity similarity based trigger grouping clock gating method. The method includes the following steps: acquiring an activity vector of each trigger in a typical working mode on the basis of gate level simulation in a typical working mode of a kernel of a digital signal processor, and acquiring the transition rate of the triggers and the correlation among the triggers by counting and processing the activity vectors of the triggers; performing initial layout by using a layout tool, and acquiring initial positions of the triggers in the kernel of the digital signal processor in a layout; and achieving grouping of the triggers by using transition rate information and trigger position data; achieving clock gating through trigger grouping information and the XOR gate self-gating method; and making a new layout for new generated net lists, and achieving clock tree comprehensive and power consumption simulation verification. The method can achieve trigger grouping clock gating of the kernel of the digital signal processor, can effectively prolong the gating period of a clock, and can reduce the dynamic power consumption.

Description

technical field [0001] The invention relates to the field of dynamic power consumption reduction in DSP low power consumption technology, in particular to a gate-level clock gating method. Background technique [0002] Digital Signal Processor (DSP) is a microprocessor that is especially suitable for digital signal processing operations, and its main application is to realize various digital signal algorithms in real time and quickly. Just because of its powerful signal processing capability and fast signal processing speed, DSP is widely used in various fields such as industry, communication, and military affairs. [0003] With the development of various fields, the complexity of chip design has also increased significantly, and the requirements for DSP chips are increasingly developing in the direction of small size, low power consumption, and high performance, but higher computing speeds will inevitably lead to increase in power consumption. Especially for portable hand...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F1/06
CPCG06F1/06
Inventor 张轩刘昊严石
Owner RES INST OF SOUTHEAST UNIV IN SUZHOU
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products