Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Countertop type semiconductor device and manufacturing method thereof

A manufacturing method, N-type semiconductor technology, applied in the direction of semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of reducing device reliability, affecting chips, failure, etc., achieve uniform passivation layer and achieve high performance, the effect of reducing the impact

Pending Publication Date: 2017-06-30
CHANGZHOU GALAXY CENTURY MICROELECTRONICS CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Glass is a kind of brittle material. The thickness of the glass formed by these methods is mostly uneven, and when it is subsequently cut into a single chip, the glass layer is a brittle material that is prone to micro-cracks at the cut section; the glass passivation layer of the mesa semiconductor device in the past Located on the outermost side of the chip, it is vulnerable to damage such as collisions, which can also cause microcracks
These cracks will gradually expand during use, affecting the PN junction and even the entire chip, resulting in reduced device life or rapid failure
In addition, when the metal layer is formed by electroplating, etc., it is easy to attach metal to the passivation layer. Because the passivation layer is thin, it affects the electric field distribution of the PN junction and the ESD resistance of the device, reducing the reliability of the device.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Countertop type semiconductor device and manufacturing method thereof
  • Countertop type semiconductor device and manufacturing method thereof
  • Countertop type semiconductor device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] In order to make the content of the present invention more clearly understood, the present invention will be further described in detail below based on specific embodiments and in conjunction with the accompanying drawings.

[0031] Such as Figure 5 A mesa-type semiconductor device shown includes an N+ type semiconductor substrate 1; an N type semiconductor layer 2 is bonded to the surface of the N+ type semiconductor substrate 1; a P+ type semiconductor layer 3 is bonded to the N type semiconductor The surface of the layer 2 forms a PN junction 4 together with the N-type semiconductor layer 2; the first trench 5 reaches from the surface of the P+ type semiconductor layer 3 into the N-type semiconductor layer 2; a passivation layer, Filled in the first groove 5; the second groove 6 is located between two adjacent first grooves 5; the passivation film 7 is arranged on the surface of the second groove 6; the metal layer 8. Formed on the surface of the P+ type semiconduc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides the manufacturing method of a countertop type semiconductor device. The countertop type semiconductor device comprises an N+-type semiconductor substrate, an N-type semiconductor layer which is bonded to the surface of the N+-type semiconductor substrate, a P+-type semiconductor layer which is bonded to the surface of the N-type semiconductor layer and forms a PN junction part with the N-type semiconductor layer, first trenches which reach the inside N-type semiconductor layer from the surface of the P+-type semiconductor layer, a passivation layer which is filled in the first trenches, a second trench which is located between two adjacent first trenches, a passivation film which is arranged on the surface of the second trench, and a metal layer which is formed on the surface of the P+-type semiconductor layer and the N+-type semiconductor substrate. According to the invention, external impurities can be well blocked; cracking and microcracks are suppressed; a better passivation performance can be acquired; and high performance and high reliability can be realized.

Description

technical field [0001] The invention relates to the technical field of semiconductor devices, in particular to a mesa semiconductor device and a manufacturing method thereof. Background technique [0002] In the previous mesa-type (Mesa-type) semiconductor devices, the following known methods for forming passivation layers and metal layers, such as knife scraping method, electrophoresis method, photoresist glass method, CVD, etc., are all used to complete the PN A narrow groove is etched out of the wafer fabricated by the junction, and a single-layer or multi-layer insulating film such as glass is coated or sintered on the groove wall to form a passivation layer, and then electrodes are fabricated on the surface of the semiconductor layer. Glass is a kind of brittle material. The thickness of the glass formed by these methods is mostly uneven, and when it is subsequently cut into a single chip, the glass layer is a brittle material that is prone to micro-cracks at the cut se...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/06H01L21/329H01L21/331H01L21/336
CPCH01L29/0611H01L29/0684H01L29/6609H01L29/66325H01L29/66477
Inventor 庄建军王岳云
Owner CHANGZHOU GALAXY CENTURY MICROELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products