Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Three-Level SVPWM method with neutral-point balancing and common-mode voltage suppression capabilities

A technology of common mode voltage and rejection capability, applied in the field of three-level SVPWM, can solve problems such as excessive common mode voltage, increase in harmonic components of inverter output power, decrease in motor life and stability, and achieve good real-time performance. Effect

Active Publication Date: 2017-09-22
ZHEJIANG UNIV
View PDF5 Cites 21 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Voltage space vector modulation is widely used in microcomputer control systems because of its ease of digitization and simple control. However, there are usually the following problems in the process of use: first, the inherent midpoint potential balance problem of the three-level inverter topology, and second, the common-mode voltage overshoot. Big problem, the first problem will lead to the increase of the harmonic component of the output power of the inverter and the deterioration of the power quality, which may affect the operation of the inverter in severe cases; the second problem will test the insulation of the motor, if the insulation level Not enough, then once the ordinary voltage space vector modulation is used, it may cause a series of insulation problems, and the life and stability of the motor will be greatly reduced

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Three-Level SVPWM method with neutral-point balancing and common-mode voltage suppression capabilities
  • Three-Level SVPWM method with neutral-point balancing and common-mode voltage suppression capabilities
  • Three-Level SVPWM method with neutral-point balancing and common-mode voltage suppression capabilities

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0054] The present invention will be further described below with reference to the accompanying drawings and embodiments.

[0055] The present invention provides a three-level SVPWM method with midpoint balance and common mode voltage suppression capability, which specifically includes the following steps:

[0056] Step 1: Classification and Numbering of Voltage Space Vectors

[0057] like figure 1 , there are three output states for each phase of the three-level inverter, namely P, O, and N. Define the function T representing the three output level states on the three-phase x (x=a,b,c), corresponding to the switching states of the 4 switches of each phase, expressed as:

[0058]

[0059] Among them, 1 means that the corresponding switch tube is closed, 0 means that the corresponding switch tube is open, and T a Indicates the output level state of phase a, T b Indicates the output level state of phase b, T c Indicates the output level state of phase c, S a1 ~S a4 In...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a three-Level SVPWM method with neutral-point balancing and common-mode voltage suppression capabilities. The problem of unbalanced neutral point potential occurs when a three-phase T-type three-level inverter applied to a permanent magnet synchronous motor vector transformation control system adopts a single power supply scheme, which usually leads to performance reduction of the inverter. The three-Level SVPWM method aims to maintain neutral point balance of the three-level inverter under more complex working conditions without changing hardware structure and increasing size and cost of the inverter significantly through improving the traditional SVPWM method; the three-Level SVPWM method further improves the common-mode voltage suppression capability, reduces impact to motor insulation, prolongs the service life of the motor, reduces maintenance cost, and improves the operation stability of the motor control system; and the improved SVPWM method is suitable for digitization, and the calculation workload during the neutral point balance regulation process is small, thereby facilitating real-time control of a microcomputer system.

Description

technical field [0001] The invention relates to the technology of medium and low voltage frequency converters and the field of three-level inverters, in particular to a three-level SVPWM (space vector pulse width modulation) method with midpoint balance and common mode voltage suppression capability. Background technique [0002] The traditional two-level inverter is currently the most widely used inverter form in the field of motor control and transmission. It is the most popular due to its simple topology and simple control algorithm. However, with the increase of voltage level and capacity level, the shortcomings of two-level inverters are becoming more and more prominent. The quality is not high, so people began to look for new topological forms, and the three-level inverter came into being. Compared with the traditional two-level inverter, the three-level inverter has the advantages of small harmonic components, low requirements on the withstand voltage of the device, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H02M7/483H02M7/5395H02M1/12H02P27/12
CPCH02M1/12H02M7/483H02M7/5395H02P27/12H02M1/0054H02M1/123Y02B70/10
Inventor 邬博骋邹积浩卢琴芬
Owner ZHEJIANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products