TFT array substrate, display device and preparation method of TFT array substrate

An array substrate and metal layer technology, which is applied in the direction of electrical components, electrical solid devices, circuits, etc., can solve the problems of difficult to guarantee the reliability of TFT devices, reduce the storage capacitance of TFT devices, and increase the complexity of the process, so as to reduce the pixel area , Saving process cost and increasing flexibility

Active Publication Date: 2018-09-04
FUJIAN HUAJIACAI CO LTD
View PDF14 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the continuous reduction of the pixel area will inevitably lead to an increase in the complexity of the process, a continuo

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • TFT array substrate, display device and preparation method of TFT array substrate
  • TFT array substrate, display device and preparation method of TFT array substrate
  • TFT array substrate, display device and preparation method of TFT array substrate

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0040] The present invention also provides a method for preparing a TFT array substrate, comprising the following steps:

[0041] Step 1: sequentially forming a gate, a gate insulating layer, an active layer and an etching barrier layer on the substrate, the gate being formed by a first metal layer;

[0042] Step 2: forming an auxiliary metal layer on the etching barrier layer;

[0043] Step 3: forming a passivation layer on the etching barrier layer and the auxiliary metal layer;

[0044]Step 4: Simultaneously pattern the passivation layer and the etching barrier layer through a patterning process to form a first via hole and a second via hole connected to the active layer;

[0045] Step 5: forming a third metal layer on the passivation layer, the third metal layer is connected to the active layer through the first via hole and the second via hole; A source electrode and a drain electrode are respectively formed at the first via hole and the second via hole.

[0046] Furth...

Embodiment 1

[0053] Please refer to figure 1 , Embodiment 1 of the present invention is:

[0054] A TFT array substrate, comprising a substrate 1, a gate formed by a first metal layer 2 disposed on the substrate 1, a gate insulating layer 3 disposed on the substrate 1 and the gate, and a gate insulating layer 3 disposed on the substrate 1. The active layer 4 on the gate insulating layer 3, the etching stopper layer 5 provided on the active layer 4 and the gate insulating layer 3, the auxiliary metal layer 6 provided on the etching stopper layer 5, The passivation layer 7 disposed on the etch barrier layer 5 and the auxiliary metal layer 6 passes through the passivation layer 7 and the etch barrier layer 5 and corresponds to the upper sides of the active layer 4 respectively. The first via hole 8 and the second via hole 9, the third metal layer 10 provided on the passivation layer 7, the third metal layer 10 passes through the first via hole 8 and the second via hole 9 respectively connec...

Embodiment 2

[0059] Please refer to Figure 2 to Figure 4 , the second embodiment of the present invention is:

[0060] A method for preparing a TFT array substrate, comprising the steps of:

[0061] Step 1: Evaporate the first metal layer (M1) 2 on the substrate 1 by physical vapor deposition (PVD), generally with a Mo / AL / Mo sandwich layer structure, and expose (photo) after photoresist coating, according to the mask Plate (MASK) design to form the required pattern, and then etch the first metal layer (M1) 2 to form the pattern of the gate (GE);

[0062] Step 2: Evaporating a gate insulating layer (GI) 3 on the substrate treated in step 1 by chemical vapor deposition (CVD);

[0063] Step 3: Evaporate an IGZO film on the substrate treated in step 2 by PVD method, and go through exposure (photo), etching (etch) and stripping (stripe) processes; finally form the required active layer (SE)4 picture of;

[0064] Step 4: Evaporating an etching stopper layer (ES) 5 on the substrate treated i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a TFT array substrate, a display device and a preparation method of the TFT array substrate. The TFT array substrate is provided with a double-layer storage capacitor structure,thus reducing the pixel area, improving PPI of a display panel, and increasing flexibility of layout design while ensuring the capacity of the storage capacitor of the TFT device and ensuring reliability of the TFT device. Besides, by setting an auxiliary metal layer between a first metal layer and a third metal layer, the insulating layers above and below the auxiliary metal layer can be simultaneously patterned through one patterning process, thus saving one mask, reducing the process of photo, etching and stripping of the patterning process, and saving the process cost of the TFT array substrate. The display device utilizes the TFT array substrate, so that under the same display size, the pixel distribution density of the display device is greatly improved and the displayed frame is clearer.

Description

technical field [0001] The invention relates to the field of display technology, in particular to a TFT array substrate, a display device and a preparation method of the TFT array substrate. Background technique [0002] Since the display screen always has high-definition requirements, this requires the pixel area to be continuously reduced to increase the pixel distribution density (PPI). In recent years, the improvement of the pixel density (PPI) of the display panel is generally limited by the size and wiring pitch of the thin film transistor (TFT) in the pixel structure, and the PPI can be improved by reducing the size of the TFT and the wiring pitch. For example, the method of sharing electrodes is used to reduce the wiring pitch to achieve the effect of improving PPI. However, the continuous reduction of the pixel area will inevitably lead to the increase of the complexity of the process, the continuous reduction of the storage capacity of the TFT device, and even mak...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L27/32
CPCH01L27/1255H01L27/1259H01L27/1288H10K59/123H10K59/1213H10K59/1216H10K59/131
Inventor 不公告发明人
Owner FUJIAN HUAJIACAI CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap