Unlock instant, AI-driven research and patent intelligence for your innovation.

PCB layout structure for reducing electromagnetic interference

A technology of layout structure and electromagnetic interference, applied in the DC-DC field, can solve the problems of wasting manpower, delaying the time to market of products, loss, etc., to achieve the effect of improving production efficiency, reducing electromagnetic interference, and saving production costs

Inactive Publication Date: 2019-07-26
厦门佐之记商贸有限公司
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This not only wastes manpower and material resources, but also delays the time to market of the product, which brings immeasurable losses to the enterprise.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • PCB layout structure for reducing electromagnetic interference
  • PCB layout structure for reducing electromagnetic interference
  • PCB layout structure for reducing electromagnetic interference

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0027] See attached Figure 1 to Figure 5 , the present embodiment provides a PCB layout structure for reducing electromagnetic interference, including a substrate, a wiring layer and a field effect transistor 112, the substrate includes a first board layer 1, and the wiring layer includes a first wiring layer 3, the Inductors 111 are arranged on the copper foil of the first wiring layer 3, the first wiring layer 3 is arranged on the first surface 11 of the first board layer 1, and a plurality of Field effect transistor 112; one end of the field effect transistor 112 is connected to the input voltage 115 and the ground wire 117 respectively, and the lead wire at the other end of the field effect transistor 112 is connected to the inductor 111; the inductor 111 is connected to the output voltage 116, The output voltage 116 is connected to the ground line 117 through the first capacitor 113, the grounding direction of the first capacitor and the second capacitor are on the same ...

Embodiment 2

[0040] See attached Figure 1 to Figure 5 , the present embodiment provides a PCB layout structure for reducing electromagnetic interference, including a substrate, a wiring layer and a field effect transistor 112, the substrate includes a first board layer 1, and the wiring layer includes a first wiring layer 3, the Inductors 111 are arranged on the copper foil of the first wiring layer 3, the first wiring layer 3 is arranged on the first surface 11 of the first board layer 1, and a plurality of Field effect transistor 112; one end of the field effect transistor 112 is connected to the input voltage 115 and the ground wire 117 respectively, and the lead wire at the other end of the field effect transistor 112 is connected to the inductor 111; the inductor 111 is connected to the output voltage 116, The output voltage 116 is connected to the ground line 117 through the first capacitor 113, the grounding direction of the first capacitor and the second capacitor are on the same ...

Embodiment 3

[0053] See attached Figure 1 to Figure 5 , the present embodiment provides a PCB layout structure for reducing electromagnetic interference, including a substrate, a wiring layer and a field effect transistor 112, the substrate includes a first board layer 1, and the wiring layer includes a first wiring layer 3, the Inductors 111 are arranged on the copper foil of the first wiring layer 3, the first wiring layer 3 is arranged on the first surface 11 of the first board layer 1, and a plurality of Field effect transistor 112; one end of the field effect transistor 112 is connected to the input voltage 115 and the ground wire 117 respectively, and the lead wire at the other end of the field effect transistor 112 is connected to the inductor 111; the inductor 111 is connected to the output voltage 116, The output voltage 116 is connected to the ground wire 117 through the first capacitor 113, the ground direction of the first capacitor and the second capacitor are on the same sid...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a PCB layout structure for reducing electromagnetic interference. The PCB layout structure comprises a substrate, a wiring layer and field-effect transistors, wherein the substrate comprises a first plate layer, the wiring layer comprises a first wiring layer, an inductor is arranged on a copper foil of the first wiring layer, the first wiring layer is arranged on a first surface, a plurality of field-effect transistors are further arranged on the first wiring layer, leads of a gate and a drain of each field-effect transistor are in differential pair wiring rule and areadjacent to each other at the shortest distance on a through hole in a PCB, an input voltage end of a high-edge field-effect transistor and a grounding end of a low-edge field-effect transistor are connected by a second capacitor, the second capacitor is only needed to be adjacent to the field-effect transistor, an output voltage is connected with ground by a first capacitor, and a grounding layer is needed to be laid under an induction region on the first wiring layer so as to prevent an important signal from passing through. By the PCB layout structure, the problem of charging magnetic interference in the prior art can be solved, remaining electronic components are also not needed to be additionally arranged, the production cost is reduced, and meanwhile, the production efficiency is improved.

Description

technical field [0001] The invention relates to the field of DC-DC technology, in particular to a PCB layout structure for reducing electromagnetic interference. Background technique [0002] With the development of the electrical age, there are more and more electromagnetic wave sources in the human living environment, such as radio broadcasting, television, microwave communication; household electrical appliances; power frequency electromagnetic fields of power transmission lines; high frequency electromagnetic fields, etc. When the strength of these electromagnetic fields exceeds a certain limit and the action time is long enough, it may endanger human health; at the same time, it will interfere with other electronic equipment and communications. For this, protection is required. Concepts such as electromagnetic interference and shielding are often proposed during the development, production, and use of electronic products. The core of the normal operation of electronic...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H05K1/02
CPCH05K1/0216H05K1/023
Inventor 杨宥纶
Owner 厦门佐之记商贸有限公司