Supercharge Your Innovation With Domain-Expert AI Agents!

Floating point operation circuit implementation method for real number matrix inversion

A technology of matrix inversion and floating-point operation, applied in complex mathematical operations, calculations, electrical digital data processing, etc. High resource utilization, reasonable computing delay, and the effect of reducing computing delay

Active Publication Date: 2019-08-23
10TH RES INST OF CETC
View PDF4 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0020] The purpose of the present invention is to solve the technical problems of complex circuit design, low utilization efficiency of hardware resources and excessive calculation delay in the existing method, and to provide a method with high calculation accuracy, strong reusability, low difficulty in implementation, and more efficient circuit design. Realization method of real number matrix inversion floating-point operation circuit with simplicity and higher utilization rate of hardware resources

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Floating point operation circuit implementation method for real number matrix inversion
  • Floating point operation circuit implementation method for real number matrix inversion
  • Floating point operation circuit implementation method for real number matrix inversion

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] refer to figure 1. According to the present invention, according to the matrix comprising the inversion operation state control unit, three selector 3MUX1, one select three selector 1MUX3, row normalization unit, column zero unit, RAM cache unit, shared multiplier array unit Inversion circuit, from the input port of the matrix inversion circuit, the N-order square matrix waiting for inversion will be input into the three-choice multiplexer 3MUX1 in row or column order, and the three-choice one multiplexer 3MUX1 is in the "input matrix After the strobe signal between the output results of "row", "row normalization" and "column zero", it is sent to the buffer memory of the RAM cache unit through the state control unit; To read the matrix row data of the kth row, traversing all the row or column data of the matrix once is regarded as an elimination cycle, and the read matrix row data is divided into two paths, and n cycles are executed; one path is sent to the row normali...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a floating point operation circuit implementation method for real number matrix inversion, and aims to provide a square matrix inversion method which is beneficial to HDL implementation and short delay. The invention is realized through the following technical scheme: inputting a one-out-of-three reselector according to a row or column beat sequence; inputting an N * N square matrix according to a line-by-line beat sequence; sequentially storing the matrix into an internal RAM buffer area; performing N times of cyclic transformation operation on the matrix line by lineby using an in-situ operation algorithm of a Gaussian-approximate elimination algorithm, reading the matrix row data of the kth row from an RAM cache unit by the one-to-three reselector in each cyclictransformation operation process, traversing all the row data of the matrix for one time to serve as one time of elimination circulation, and totally executing n times of circulation; and finally, outputting a result inverse matrix according to a line-by-line beat sequence. The time division multiplexing technology is adopted to reasonably distribute the operation time of the multiplier at different stages of operation, so that hardware resources are saved, the resource utilization efficiency is improved, and the data throughput rate and the operation speed are improved by a local assembly line technology.

Description

technical field [0001] The present invention relates to a hardware description language (Hardware Description Language, referred to as HDL) and is suitable for realizing the operation circuit implementation method of real number matrix inversion, especially relates to the floating-point operation circuit structure realization technology of real number matrix inversion. Background technique [0002] Matrix operation is a basic problem in scientific and engineering calculations, which can be widely used in various circuit calculations, and can be widely and deeply applied in such as DCT, LDPC coding and decoding, and adaptive array antenna technology that has emerged in recent years to solve one of the key issues. For example, in algorithms such as array signal processing and radar imaging, many calculations of weight coefficients involve matrix inversion, but due to the complexity of the algorithm, in many cases it can only be achieved by using the least mean square algorithm...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/16G06F7/57
CPCG06F17/16G06F7/57Y02D10/00
Inventor 幸璐璐钟勇
Owner 10TH RES INST OF CETC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More