Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High-precision hybrid integrated circuit test frame isolation protection structure

A hybrid integrated circuit, isolation protection technology, applied in the direction of power supply test, short circuit test, electrical measuring instrument components, etc., can solve the problems of system signal instability, failure to work normally, inconvenient installation, etc., to ensure the normal operation of the whole, Prevent live plugging and unplugging from damaging the chip and ensure stable results

Pending Publication Date: 2020-04-24
WUXI VOCATIONAL & TECHN COLLEGE
View PDF1 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] In order to protect the chip under test, it is generally necessary to install a switch for the power supply of the test chip to prevent the chip from being damaged by hot plugging during the test process of this kind of integrated circuit test stand, which is very inefficient to use; if the signal source adopts a standard signal generator, the cost High and inconvenient to install. In the integrated design, the system signal is often unstable due to common-mode interference and cannot work normally; the signal output by the test stand needs to be connected to the Handle. Since the two power supply voltages are different, in order to prevent interference, a relay is generally added for isolation , high cost, large volume, low efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-precision hybrid integrated circuit test frame isolation protection structure
  • High-precision hybrid integrated circuit test frame isolation protection structure
  • High-precision hybrid integrated circuit test frame isolation protection structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The isolation and protection structure of a high-precision hybrid integrated circuit test stand provided in this embodiment includes a circuit substrate, and the circuit substrate is integrated with:

[0030] The chip socket to be tested, the power module and the single-chip microcomputer are used to supply power for the entire test frame and control and analyze the test module. The chip socket to be tested is provided with a relay, and the single-chip microcomputer controls the on-off of the relay, and the power supply module is provided with a voltage stabilizer;

[0031] The ADC / DAC detection unit is isolated and powered by the power module. The signal line between the single-chip microcomputer and the ADC / DAC detection unit is isolated by a high-speed optocoupler HCPL2231, and a 2Ω / 2W test resistor is connected in series to the power input terminal of the single-chip function;

[0032] Handle module, the Handle module is isolated from the power module in the test fra...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a high-precision hybrid integrated circuit test frame isolation protection structure, which relates to the technical field of circuit test auxiliary structures. The high-precision hybrid integrated circuit test frame isolation protection structure integrates a single-chip microcomputer, a test chip, a relay, an isolation optocoupler and a Handle interface on a circuit substrate, realizes short circuit detection between a test frame power supply and the ground and isolation between the test frame power supply and a to-be-tested chip power supply by utilizing the optocoupler, can prevent the chip from being damaged by hot plugging, facilitates the installation and improves the use efficiency, isolates all analog power supplies and digital power supplies as well as analog grounds and digital grounds by means of the optocoupler, suppresses common-mode interference, avoids common-mode interference generated during integrated design, ensures system signal stability and normal overall operation, reduces the system size, decreases the cost, improves the efficiency, can measure whether the power supply of the chip and the ground are short-circuited or not, and isolates the power supply and an instruction signal by adopting the optocoupler, so that crosstalk is prevented.

Description

technical field [0001] The invention relates to the technical field of circuit test auxiliary structures, in particular to an isolation and protection structure for a high-precision hybrid integrated circuit test frame. Background technique [0002] Integrated circuit testing is the electrical characteristic measurement and service condition test for the chip under test that must be completed after the integrated circuit is manufactured and before it is delivered to the customer. [0003] Integrated circuit testing is the process of detecting integrated circuits or modules, by measuring the output response of integrated circuits and comparing the expected output, to determine or evaluate the function and performance of integrated circuit components. It is to verify design, monitor production, ensure quality, analyze Invalidation and an important means of guiding application. [0004] Abnormal states of integrated circuits include defects, faults, and failures. Due to poor ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/40G01R1/02G01R31/52
CPCG01R31/40G01R1/02
Inventor 肖国玲杨建平陈慧饶成明王波
Owner WUXI VOCATIONAL & TECHN COLLEGE
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products