Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Approximate multiplier design method, approximate multiplier and image sharpening circuit

A design method, multiplier technology, applied in image enhancement, image data processing, CAD circuit design, etc., to achieve the effect of accurate calculation results

Active Publication Date: 2020-09-22
NAT UNIV OF DEFENSE TECH
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, for some approximate multiplier designs with error correction mechanisms, the implementation of the error correction mechanism is to improve the basic components of the compression and accumulation of partial product terms in the multiplier, without substantially improving the multiplier structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Approximate multiplier design method, approximate multiplier and image sharpening circuit
  • Approximate multiplier design method, approximate multiplier and image sharpening circuit
  • Approximate multiplier design method, approximate multiplier and image sharpening circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] In order to make the purpose, technical solution and advantages of the present application clearer, the present application will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present application, and are not intended to limit the present application.

[0029] Accurate 4-bit Dadda tree multipliers in the state of the art, such as figure 1 As shown, in Partial Product Reduction (PPR, Partial Product Reduction), a half adder (HA, Half Adder), a 4:2 compressor and a full adder are used to perform compression accumulation of partial products, and ripple carry addition is used Carry Propagation Adder (CPA, Carry Propagation Adder) performs the final cumulative calculation to obtain the final product. The use of tree structure enables the accumulation process of partial products to be executed in parallel, which improves the u...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an approximate multiplier design method, an approximate multiplier and an image sharpening circuit. The method comprises the steps that a half adder used for partial multiplication accumulation in an accurate 4-bit Dadda tree multiplier is replaced with a full adder, a low 4-bit calculation circuit is replaced with an approximate addition circuit, and the approximate 4-bitmultiplier is obtained, wherein the approximate summing circuit comprises a logic OR circuit, and is used for obtaining the value of the second bit from the LSB of the final product of the approximate 4-bit multiplier. An error detection and correction circuit is designed according to the values of the second to fourth columns from the LSB of the partial multiplication accumulation result in theapproximate 4-bit multiplier and the output value of the approximate addition circuit, and is used for eliminating the error of the final product output by the approximate 4-bit multiplier. Accordingto the method, the multiplier is substantially improved in structure, on one hand, the use amount of hardware resources is reduced, and on the other hand, an error correction mechanism is provided, sothat the calculation result of the approximate multiplier is more accurate.

Description

technical field [0001] The present application relates to the technical field of low power consumption digital signal processing circuit design, in particular to an approximate multiplier design method, an approximate multiplier and an image sharpening circuit. Background technique [0002] In some fault-tolerant applications, the accuracy of calculated values ​​can be moderately reduced, and calculations are performed on an "approximate" basis, and related technologies are collectively referred to as approximate calculations. The main idea of ​​circuit design for approximate computing is to change the logic of circuit implementation and reduce the resources occupied by the circuit by simplifying the circuit structure. Approximate calculation circuits have been widely used in digital signal processing (DSP) systems, multimedia, fuzzy logic and neural networks. While providing practical calculation results for related applications, the circuit is simplified and the chip area ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F7/523G06F30/32G06T5/00
CPCG06F30/32G06F7/523G06T5/73
Inventor 杨志玺杨俊李献斌郭熙业吴先宇赵振岩周超
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products