Supercharge Your Innovation With Domain-Expert AI Agents!

FPGA-based lightweight target detection neural network implementation method

A neural network and target detection technology, which is applied in the realization field of target detection network and lightweight target detection neural network, can solve the problems of large accuracy loss, high computational intensity, poor interpretability of deep learning, etc. Small volume and low power consumption

Pending Publication Date: 2020-11-20
SOUTHEAST UNIV
View PDF0 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The target detection based on deep learning has greatly improved the detection accuracy and detection speed compared with the traditional method, but still faces some problems: ①Most of the current algorithms use transfer learning, that is, the existing large data set Carry out training, and then fine-tune (fine-tune) the trained "semi-finished product"
Deep learning is poorly interpretable, especially at a deeper level. In many cases, it can only rely on tests and experience to guess the reasons for its effectiveness or ineffectiveness. It lacks a clear explanation for the intermediate process, and it is more like a black box.
③High calculation intensity
④The FPGA implementation method of compressed network / pruned network has a great loss of precision and the effect is not ideal; the design of fixed-point strategy usually does not consider the matching of computing throughput and memory bandwidth of the FPGA platform, and does not make full use of logic resources and memory bandwidth. , can not get the best performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA-based lightweight target detection neural network implementation method
  • FPGA-based lightweight target detection neural network implementation method
  • FPGA-based lightweight target detection neural network implementation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0057] First, design an effective feature extraction backbone network that can be quickly trained and iteratively designed for migration to subsequent target detection tasks.

[0058] In order to reduce the weight parameters of the network and reduce the time delay, the present invention simplifies the original MobileNet architecture.

[0059] First, corresponding to the first 13 layers of the prototype architecture, alternate convolution-downsampling operations are performed. The convolution layer deepens the feature channel while reducing the size of the feature map through the pooling layer to gradually extract feature information. The first layer does not go through the traditional convolution of the 3×3 convolution kernel, and directly enters the sub-channel convolution; the implementation of the downsampling operation is replaced by the sub-channel convolution with a sliding step size (stride) of 2 to the maximum of 2×2 Pooling (Max Pooling), reducing the amount of calcu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an implementation method of a lightweight target detection neural network based on an FPGA. The network comprises a plurality of convolution layers, a plurality of pooling layers and a frame regression output layer. The method comprises the following basic process steps: constructing a lightweight deep convolutional neural network; initializing a lightweight deep convolutional neural network; training a lightweight deep convolutional neural network; designing a basic part device of a lightweight convolutional neural network in a field programmable gate array FPGA; realizing a trained lightweight convolutional neural network on the FPGA; performing physical testing. According to the invention, on the premise of ensuring the accuracy of the prediction result of the deep convolutional neural network, the structure of the deep convolutional neural network is simplified, the network training method is optimized, the hardware computing unit is optimized, and the resource utilization rate and the operation effect of realizing the deep convolutional neural network in the FPGA are improved.

Description

technical field [0001] The invention relates to a target detection network technology, in particular to an implementation method of a lightweight target detection neural network based on FPGA, and belongs to the technical field of image processing. Background technique [0002] Convolution Neutral Network (hereinafter referred to as CNN) is a general solution in the field of target detection and image classification. The typical deep convolutional neural network has the disadvantages of long training time and high equipment requirements at the same time of high accuracy. However, in practical application scenarios, it needs to be executed in mobile devices and embedded systems with limited computing resources, limited energy, and severe environmental interference. [0003] Therefore, different accelerators based on FPGA, GPU (Graphics Processing Unit) and even ASIC (Application Specific Integrated Circuit) have been proposed to improve the performance of deep network design...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06K9/32G06T1/20G06N3/04G06N3/063G06F9/38G06F15/78
CPCG06T1/20G06N3/063G06F9/3867G06F15/7817G06V10/25G06N3/045Y02D10/00
Inventor 毛天宇陈欣玥林云航李国庆张萌
Owner SOUTHEAST UNIV
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More