Check patentability & draft patents in minutes with Patsnap Eureka AI!

AXI bus isolation protection structure and protection method thereof

An isolation protection, bus technology, applied in CAD circuit design, response to errors, instruments, etc., to ensure the correct function, protect the system bus, and ensure the effect of normal work

Pending Publication Date: 2021-01-12
安徽芯纪元科技有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] Aiming at various risk problems that may be caused by high-speed peripheral data interface thermal reset in the prior art, the present invention proposes an AXI bus isolation protection structure and protection method after high-speed peripheral data interface thermal reset

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • AXI bus isolation protection structure and protection method thereof
  • AXI bus isolation protection structure and protection method thereof
  • AXI bus isolation protection structure and protection method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0027] AXI is a bus protocol, which is the most important part of AMBA3.0 proposed by ARM, and is an on-chip bus for high performance, high bandwidth, and low latency.

[0028] The AMBA AXI protocol supports high-performance, high-frequency system design, and has the following characteristics: 1. It is suitable for high-bandwidth and low-latency design. 2. It can realize high-frequency operation without complex bridges. 3. It can meet the interface requirements of most devices. 4. Suitable for storage controllers with high initial latency, 5. Provide flexibility and independence of the interconnection architecture, 6. Downward compatible with existing AHB and APB interfaces; key features include: 1. Separate address / control, data Phase, 2. Use byte strobe, support non-aligned data transmission, 3. Based on burst transmission, only need to transmit the first address, 4. Separation of read and write data channels, can provide low-power DMA, 4. Support multiple seeks 5. Support o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an AXI bus isolation protection structure and a protection method thereof. An AXI Master interface logic isolation unit is arranged between a high-speed peripheral data interface and a high-speed data memory, and an AXI Slave interface logic isolation unit is arranged between the high-speed peripheral data interface and main control equipment; when the high-speed peripheraldata interface works normally, the AXI Master interface logic isolation unit and the AXI Slave interface logic isolation unit do not act; and after the high-speed peripheral data interface is thermally reset, the AXI Master interface logic isolation unit is used for isolating the AXI Master interface of the high-speed peripheral data interface to ensure the correctness of the data transmission time sequence of the AXI Master interface, and the AXI Slave interface logic isolation unit is used for isolating the AXI Slave interface of the high-speed peripheral data interface to ensure the correctness of the data transmission time sequence of the AXI Slave interface. The invention not only protects the system bus, but also guarantees the functional correctness of the read-write high-speed data memory, and can be applied to SOC design to form an on-chip bus system architecture.

Description

technical field [0001] The invention relates to the technical field of AXI bus, in particular to an AXI bus isolation protection structure and a protection method thereof after a high-speed peripheral data interface is thermally reset. Background technique [0002] Embedded system is one of the hot spots in the development of today's computer industry. With the rapid development of VLSI, the semiconductor industry has entered the deep submicron era. The feature size of devices is getting smaller and the chip scale is getting bigger and bigger. Integrated millions to hundreds of millions of transistors. Such a dense integration allows us to integrate functions that could only be realized by several chips such as CPU and several I / O interfaces on a small chip, and form a powerful and complete system from a single integrated circuit, which is What we usually call system-on-a-chip SOC. SOC has gradually become the mainstream of embedded system development. [0003] SOC design...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F30/32G06F11/14G06F13/42G06F115/02
CPCG06F30/32G06F11/141G06F13/42G06F2115/02G06F2213/0038
Inventor 王媛胡孔阳李泉泉韩琼磊章钰刘先博
Owner 安徽芯纪元科技有限公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More