Emulate testing system and testing method for universal digital circuit

A technology for simulation testing and digital circuits, applied in circuits, semiconductor/solid-state device testing/measurement, electrical digital data processing, etc. It can solve the problems of disconnection from circuits, poor scalability of the test environment, code reuse, etc., to speed up the test progress. , the effect of reducing the risk of testing and reducing the correlation

Inactive Publication Date: 2004-03-17
HUAWEI TECH CO LTD
View PDF0 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

If the stimulus data module needs to be changed, the processing module must be changed accordingly, otherwise the test system cannot continue to run
[0006] Second, the scalability of the entire test environment is poor
The test code for module test cannot be directly reused in chip test; the code for chip test cannot be directly reused in system test; the code for this system test cannot be directly reused in another system test
[0007] 3. In the exist

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Emulate testing system and testing method for universal digital circuit
  • Emulate testing system and testing method for universal digital circuit
  • Emulate testing system and testing method for universal digital circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The scheme of the present invention will be further described below in conjunction with the accompanying drawings.

[0032] refer to figure 2 , the general digital circuit emulation test system of the present invention is made up of the data source that is used to generate test excitation data, the bus function module BFM1 that stimulates data to be mapped to time sequence by bus standard and at least one two-way test unit, described two-way test unit It is composed of an up-circuit test line and a down-circuit test line respectively connected to the input and output ends of the design to be tested, wherein

[0033] The composition of the test circuit on the road is: the input bus monitoring module BMM1 that maps the signal timing of the bus into unit data, and the processing unit that performs algorithm simulation on the design under test according to the unit data output by the input bus monitoring module to obtain the expected output data, and The storage unit that...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a general purpose digital circuit simulated test system and test method thereof, wherein the system comprises a data source for generating test excitation data, a bus functional module BFM for mapping the excitation data into time sequence in accordance with the bus standard, and at least a two-way measurement unit, while the corresponding method comprises sending the timesequence of the excitation data to the test design, and performing two-way test in parallel, thus enhancing the versatility of the simulation test and improving the code multiplexing ratio and expandability. íí

Description

technical field [0001] The invention relates to the simulation test of general digital circuit design. Background technique [0002] Usually, the design of integrated circuits is to map the logic requirements to be completed into some files required for production, such as netlists, layouts, etc., and the simulation test of the design is to use the computer to check the output of the design stage before production, that is, Use EDA (Electronic Design Automatic) tool software to simulate the use of integrated circuits on actual circuit boards after they are produced, which can effectively reduce production risks. At present, in the design of ASIC (Application Specific Integrated Circuit) and FPGA (Field Programmable Gate Array), simulation test has become the bottleneck of the whole design. In complex ASIC and FPGA projects, the proportion of simulation testing workload has generally reached or exceeded 70%, and as the design scale increases, the scale of test verification i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/50H01L21/66H01L21/70
Inventor 贺超
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products