Breakdown test method for medium relative to time in high temperature constant electric field
Patent Information
- Authority / Receiving Office
- CN · China
- Current Assignee / Owner
- 信息产业部电子第五研究所
- Publication Date
- 2005-03-02
- Estimated Expiration
- Not applicable · inactive patent
Smart Images
Figure 1 Figure 2 Figure 3
Abstract
Description
【Technical field】
[0001] The invention relates to a testing method, in particular to a testing method for testing the time-related dielectric breakdown reliability of an integrated circuit gate oxide layer and a dielectric layer. 【Background technique】
[0002] There are usually two test methods for the reliability of the time-dependent dielectric breakdown (Time Dependent Dielectric Breakdown, hereinafter referred to as TDDB) of the gate oxide layer and the dielectric layer of the integrated circuit: one is the chip-level test method, and the other is the package-level test method. test method.
[0003] The chip-level test method is to use the slope voltage / current or constant voltage / current method for the chip-level test structure to quickly evaluate its TDDB reliability life. This method is fast, requires a short time, and is simple in equipment. It is suitable for rapid evaluation of process lines on site, but its disadvantages are that the added stress is too large, a...