Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Super junction mos bipolar transistor and process of manufacture

a bipolar transistor and super junction technology, applied in the direction of superconductor devices, semiconductor devices, electrical devices, etc., can solve the problems of low switching loss, limited current density capability, and significant energy efficiency compromise in power switch device selection

Inactive Publication Date: 2020-06-25
D3 SEMICON
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The invention is a new type of semiconductor switch called the SJMOSBT that has faster switching and lower energy losses compared to an IGBT. It uses a special technique called charge-balancing to reduce energy loss and the need for additional processing steps like irradiation or metal deposition. The SJMOSBT combines the characteristics of a MOSFET and an IGBT to achieve superior performance. It also reduces the need for a separate heat sink, which makes it more efficient and cost-effective.

Problems solved by technology

When designing power supplies and power conversion systems, significant compromises in energy efficiency must be made in power switch device selection due to the limitations imposed by the switching characteristics of the available switching elements.
A MOSFET is capable of fast switching and hence low switching losses, but has limited current-density capability, both of which are due to the majority-carrier nature of the device.
An IGBT, on the other hand, is a minority-carrier device which can achieve very high current-density but is limited in switching speed by minority-carrier-lifetime-induced tail current which results in extended turn-off time and thus higher switch-off energy loss compared to the MOSFET.
The switching speed of a standalone IGBT is usually limited by the turn-off tail current.
Lifetime control is often done in IGBTs by using irradiation or implants or heavy metals to create recombination centers; however, the use of such techniques is quite limited as they trade off tail-current reduction for significantly increased off-state leakage and increased on-state energy loss, both of which add to the DC energy loss of the switch.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Super junction mos bipolar transistor and process of manufacture
  • Super junction mos bipolar transistor and process of manufacture
  • Super junction mos bipolar transistor and process of manufacture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0052]A preferred embodiment of the disclosed device is a vertically conducting FET-controlled power device with unipolar conduction at low current densities that transitions to bipolar conduction at high current densities. Bipolar conduction switches on after the unipolar conduction turns on. Unipolar conduction takes place in a highly-doped, charge-balanced drift region, thereby enabling faster switching due to the reduction in minority carrier tail current due to the enhanced recombination of minority carriers in the highly-doped charge-balance regions. Bipolar conduction switches off before the unipolar conduction switches off. These characteristics enable the device to switch faster because of a reduction in minority carrier tail current due to minority carriers starting recombination in the interval between bipolar conduction switch off and unipolar conduction switch off.

[0053]Referring to FIG. 1A, a partial cross-section of vertical semiconductor device 100 is shown. Vertical...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
depthaaaaaaaaaa
depthaaaaaaaaaa
widthaaaaaaaaaa
Login to View More

Abstract

Methods and designs are provided for a vertical power semiconductor switch having an IGBT-with-built-in-diode bottom-side structure combined with a SJMOS topside structure in such a way as to provide fast switching with low switching losses (MOSFET), low on-resistance at low currents (SJMOS), low on-resistance at high currents (IGBT), and high current-density capability (IGBT).

Description

CROSS REFERENCE TO RELATED APPLICATIONS[0001]This application is a continuation of U.S. application Ser. No. 15 / 912,400, filed Mar. 5, 2018, now U.S. Pat. No. 10,580,884, granted on Mar. 3, 2020, which claims priority to U.S. Provisional Application No. 62 / 468,726, filed Mar. 8, 2017. Each patent application identified above is incorporated here by reference in its entirety to provide continuity of disclosure.TECHNICAL FIELD OF THE INVENTION[0002]This invention relates generally to increasing the energy efficiency, reducing the switching time, and increasing the current-carrying capability of a power semiconductor switch by optimal combination and design of a merged SuperJunction MOSFET-IGBT transistor. In particular, this invention details methods and designs for a vertical power semiconductor switch having an IGBT-with-built-in-diode bottom-side structure combined with a SJMOS topside structure in such a way as to provide fast switching with low switching losses (MOSFET), low on-r...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L29/739H01L29/06H01L21/02
CPCH01L29/0619H01L29/66333H01L39/228H01L39/145H01L29/0834H01L29/7802H01L21/02016H01L29/7396H01L29/7395H01L29/0634H01L29/0696H10N60/128H10N60/205
Inventor HARRINGTON, III, THOMAS E.QU, ZHIJUN
Owner D3 SEMICON
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products