Singlechip adopting RISC structure

A single-chip, arithmetic logic unit technology, applied in machine execution devices, concurrent instruction execution, etc., can solve problems such as unfavorable compatibility and popularization, inability to use program resources, and difficulty in improving running speed, reducing redundant cycles, high-speed A large amount of data circulation, cost-effective effect

Inactive Publication Date: 2009-01-07
EAST CHINA NORMAL UNIV
View PDF0 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0012] The operating speed of the MCS-51 series single-chip microcomputer is due to the fixed timing of the instruction fetching phase and the executing instruction phase, so it is difficult to increase its operating speed, which cannot adapt to the development of modern technology and meet the needs of industrial control systems for increasing the operating speed of single-chip microcomputers.
[0013] To increase the operating speed of the existing MCS-51 series single-chip microcomputers, it is also possible to use the RISC structure to change the instruction system, but people cannot use the program resources of the previous MCS-51 series single-chip microcomputers, and must be familiar with the new instruction system
Therefore, under the condition that people are already familiar with the MCS-51 series single-chip instruction system, it is not conducive to the compatibility and popularization and application of existing technologies.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Singlechip adopting RISC structure
  • Singlechip adopting RISC structure
  • Singlechip adopting RISC structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] CISC is to use the least machine language instructions to complete the required computing tasks. For example, for multiplication, on a CPU with a CISC architecture, such an instruction may be required: MUL A, B; you can multiply the numbers in A and B and store the result in A. The operations of reading the data in A and B into registers, multiplying them and writing the results back to memory all rely on the logic designed in the CPU to achieve.

[0033] The RISC architecture requires software to specify the individual steps of operation. If the above example is to be implemented on the RISC architecture, the operations of reading the data in the address ADDRA and ADDRB into the register, multiplying and writing the result back to the memory must be implemented by software, for example: MOV A, ADDRA; MOV B, ADDRB;MUL A,B;STR ADDRA,A.

[0034] In the embodiment of the present invention, the single-chip microcomputer uses a new kernel scheme, under the constant situati...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a singlechip that supports MCS-51 instruction set, which comprises a ROM, an instruction fetching module, a RAM, an arithmetic logic unit, a special function register and a decoding module, and the like, adopts the way of an instruction with equal length, and adds a 3 lever pipeline function. The ROM is used for storing the application program of a user; the instruction fetching module provides the value of a program counter PC to the ROM and reads the application program from the ROM, thereby finishing the instruction fetching of the pipeline operation in a first phase, and then decomposes the application program into the operation code and operand which are transmitted to the decoding module; after the interruption module receives the interruption signal, the interruption response signal is returned. The decoding module fetches the operation code and operand to be implemented from the instruction fetching module, determines the control signal to other modules according to the operation code, and then finish a second phase and a third phase of the pipeline operation. On the condition that the instruction system of the MCS-51 series single-chip remains unchanged, the speed for the operation of the instruction can be improved effectively.

Description

technical field [0001] The invention relates to a single-chip microcomputer, in particular to a single-chip microcomputer adopting a RISC (Reduced Instruction Set Computer) structure, and the single-chip computer supports MCS-51 series single-chip computer instructions. Background technique [0002] Single-chip microcomputer, referred to as single-chip microcomputer, is an important branch of microcomputer, and it is also a very active and vigorous model. Single-chip microcomputer is especially suitable for the field of control, so it is also called microcontroller. [0003] MCS-51 series single-chip microcomputer is an 8-bit single-chip microcomputer launched by Intel Corporation, which is widely used in embedded systems and equipment manufacturing industries. With the rapid development of the electronic industry, various industries have higher and higher requirements for the operating speed of single-chip microcomputers, and the traditional MCS-51 single-chip microcompute...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/38
Inventor 金乃咏韩菲倪滔雍沈铖洁
Owner EAST CHINA NORMAL UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products