Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Dynamic boundary scanning chain test method based on programmable devices

A technology of boundary scan and link test, applied in the field of electronic circuit test and boundary scan test of printed circuit assembly board, can solve the problems of increasing the cost of components and printed boards, and achieve the goal of reducing costs and layout expenses Effect

Inactive Publication Date: 2009-08-26
UTSTARCOM TELECOM CO LTD
View PDF0 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, while using these devices to manage the boundary scan link on the board, it will undoubtedly increase the cost of components and printed boards

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dynamic boundary scanning chain test method based on programmable devices
  • Dynamic boundary scanning chain test method based on programmable devices
  • Dynamic boundary scanning chain test method based on programmable devices

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The present invention proposes a kind of dynamic, boundary-scan link test method based on PLD, FPGA device, has designed a kind of dynamic boundary-scan link linker (DSCL, DynamicScan Chain Linker), adopts HDL RIL code to DSCL It can be instantiated into a PLD or FPGA programmable device, especially it can be directly instantiated into a programmable device with surplus internal and IO resources on the assembly board to be tested, so as to realize multiple boundary scan chains during boundary scan testing The dynamic loading and unloading of the circuit, so as to test the boundary scan circuit flexibly. The so-called instantiation refers to the use of HDL RIL codes to describe the scan link linker (DSCL) through logic synthesis (synthesis), layout and routing (place & route) into target PLD / FPGA technology library logic units and connections, Finally, a programming file is generated and uploaded to the programmable device.

[0033] Such as figure 1 As shown, the bound...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a dynamic boundary scanning chain test method based on PLD and FPGA devices. A dynamic scan chain linker (DSCL) is specialized in a programming device by adopting HDL RIL codes for realizing the dynamic loading and unloading of a plurality of scanning chains, thus limberly testing boundary scanning circuits. The DSCL comprises an IEEE 1149.1 TAP state machine, an instruction order register, an identifier register, a chain control register, a RTI synchronous register, a bypass register and a chain linker so that a test machine can control the chain control register by a testing access port TAP, and the chain linker links the scanning chains hooked on a link scanning port (LSP) according to the value of the chain control register.

Description

technical field [0001] The invention relates to the field of electronic circuit testing, in particular to the field of boundary scan testing of printed circuit assembly boards. Background technique [0002] With the development of the semiconductor industry, the speed and IO density of the signal link on the assembly board are getting higher and higher, and the driving force from the consumer market is increasing the pressure on the area of ​​the assembly board and the time to market, which makes the traditional Structured testing methods are increasingly unable to meet the needs of the assembled board industry. As a new generation of test architecture boundary scan link test, it has attracted more and more attention from the industry. This test architecture provides a series of register controllers inside the silicon chip to realize the requirements for structured testing and control the electrical components on the assembly board. Network for control and visibility. Toda...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01R31/28G01R31/317
Inventor 王庆翔
Owner UTSTARCOM TELECOM CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com