Device and method for testing system-on-chip chip with multiple isomorphic IP cores

Abstract

The invention discloses a device and a method for testing a system-on-chip chip with a plurality of isomorphic IP cores. The device comprises a controller and a condition comparator, wherein the controller is provided with a plurality of control signal interfaces connected to each corresponding isomorphic IP core and is used for inputting a test control signal to each isomorphic IP core, controlling the test on one or more isomorphic IP cores, broadcasting the same test excitation data to the IP cores and simultaneously controlling the output of a test response of a certain IP core; the test response serves as a reference test response and is compared with the test responses of other IP cores; and the condition comparator is used for comparing the test response of a corresponding IP core with the reference test response and processing the comparison result to produce a one-bit error identification signal for identifying whether the comparison is accordant.

Description

technical field [0001] The present invention relates to the field of integrated circuit testing, in particular to the testing of a system-on-chip (SOC chip) containing an isomorphic IP core, and in particular to a device and method for applying scanning test stimulus to a multi-core processor that needs to reduce testing overhead and testing cost. As well as test response on-chip comparison apparatus and methods. Background technique [0002] Today, the vast majority of integrated circuits are designed with scans and tested with scan chains. This structural test method for testing through scan chains can greatly reduce the complexity of automatic test pattern generation (Automatic Test Pattern Genaration, ATPG), and greatly improve the test coverage of faults. [0003] The basic steps of scan testing through the scan chain are: 1) apply the test vector to the chip along the scan chain through the scan input port; 2) switch to the functional state, and run for one or several...

AI Technical Summary

Problems solved by technology

Although this method has good scalability and flexibility, because the running state of each core is inconsistent, additional commands are required to control the state of each core, making the control complicated. In addition, the vector conversion and the X-bit The processing is not intuitive, and the processing of X bits takes extra shift time

Images