Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

277 results about "Reference test" patented technology

A laboratory that performs reference or calibration measurement procedures or assigns reference values to test objects, later potentially providing those associated reference values for references or sources of traceability of test results; alternate names include: reference measurement, reference testing, and calibration laboratory.

Fluorescence endoscope apparatus and method for imaging tissue within a body using the same

This present invention relates to a fluorescence endoscope apparatus, developed for diagnosing various illnesses within a body, especially for diagnosing a tumor inflamed region; and an application method of the same. The purpose of this invention is to enhance the accuracy of the examination. The fluorescence light endoscope apparatus in accordance with the present invention is comprised of an endoscope probe; a multiple light source that provides illumination light or excitation light of short wavelength onto a diagnostic region; a color CCD camera and a high sensitive monochromatic CCD camera placed on the back of an endoscope ocular lens; a reference test sample; a computer; and a monitor. The method of the present invention embodies a preliminary correction of the fluorescence endoscope apparatus of the present invention in accordance with the reference test sample; a general endoscopy using the illumination light, and an image observation and examination of the same diagnostic region using the fluorescence light and the reflected excitation light simultaneously; an auto-correction of brightness and unevenness of the fluorescence light images of the diagnostic region according to the reference test sample data; an evaluation of the brightness of the fluorescence light in the diagnosis region; storing numerical data that characterizing images and brightness of the fluorescence light in the diagnosis region; and storing image collected via two cameras as digital video clips.
Owner:MEDIMIR

Crystal grain size ultrasonic non-destructive evaluation method without thickness measurement

The invention discloses a crystal grain size ultrasonic non-destructive evaluation method without thickness measurement. The method comprises the following steps: carrying out data acquisition on a reference test block and carrying out pretreatment by adopting a signal averaging technology; constructing and calculating a decaying speed coefficient and an average decaying speed coefficient; establishing crystal grain size ultrasonic evaluation models with different thickness measured values; and carrying out crystal grain size evaluation on the test block with unknown crystal grain size. According to the method, the thickness does not need to be measured so that inconvenience on the thickness measurement of a tested object and the influence on the subsequent average crystal grain size, caused by inaccurate measurement, are avoided; the anti-interference capability of the method is effectively improved by a pretreatment means; the evaluation results of two tested test blocks with the average crystal grain sizes being 87.7 microns and 103.5 microns respectively, measured by a metallographic method, are 84.9 microns and 98.9 microns respectively; and errors can be controlled to be +/-5%. Visibly, the method disclosed by the invention provides a means that is not influenced by the thickness and can be used for effectively evaluating the crystal grain size of metal materials.
Owner:CENT SOUTH UNIV

Virtualized platform performance evaluating method based on program contour analysis

The invention discloses a virtualized platform performance evaluating method based on program contour analysis, comprising the following steps of: acquiring the resource requests of a macro load by using a contour analysis technology, wherein the resource requests of the macro load includes various operation numbers of CPU (Central Processing Unit), virtual machine sensitive operation number causing context switching of a virtual machine, memory read-write number and cache hit ratio, disk read-write data volume and network read-write data volume; using micro-reference test to acquire the resource supply capability of a virtualized platform to be tested, wherein the resource supply capability includies various operation speed of a CPU, virtual machine sensitive operation delay, memory read-write speed and cache read-write speed, disk read-write speed and network read-write speed; and calculating the response time, CPU utilization ratio, disk utilization ratio and network utilization ratio of the macro load. The method uses the program contour analysis technology to acquire the resource requests of the macro load and uses the micro-reference test to acquire the resource supply of the virtualized platform to be tested; moreover, the macro-performance is analyzed and calculated so that the complexity and the cost of the test are decreased.
Owner:ZHEJIANG UNIV

Automatic testing technique applied before anti-fuse FPGA (field programmable gate array) programming

The invention relates to an automatic testing technique applied before anti-fuse FPGA (field programmable gate array) programming. The technique can automatically test any anti-fuse FPGA before programming. The technique includes: building a testing vector library, utilizing a software way to automatically extract testing vectors from the testing vector library by a testing vector sending module, and respectively inputting the testing vectors into a circuit logic simulation excitation applying module and a circuit response verifying module at the same time for anti-fuse FPGA circuit simulation; after circuit simulation analysis and verification, inputting a tested anti-fuse FPGA chip; collecting a result output by the FPGA chip by a testing response verifying module, and comparing the result with reference testing information input in advance to automatically generate a testing report so as to realize automatic testing of the anti-fuse FPGA before programming. The whole testing process can effectively avoid a lot of manual intervention; after testing is finished, a testing result of the chip can be known by checking the testing report. By the technique, automatic testing of the anti-fuse FPGA before programming can be completely quickly, and testing efficiency of the anti-fuse FPGA chip can be improved remarkably.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products