Discrete cosine transform (DCT)-inverse discrete cosine transform (IDCT) coprocessor suitable for system on chip (SOC)

A technology of coprocessor and status register, which is applied in the direction of electrical digital data processing, instruments, complex mathematical operations, etc., to achieve the effect of reducing chip area, increasing speed, and saving bus resources

Inactive Publication Date: 2010-08-04
东莞润风电子科技有限公司
View PDF3 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005]Aiming at the above-mentioned shortcomings of the existing DCT_IDCT coprocessor, the applicant provided another DCT_IDCT coprocessor suitable for SOC after research and improvement, which solved the problem very well. Computing speed, occupied area, and power consumption

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Discrete cosine transform (DCT)-inverse discrete cosine transform (IDCT) coprocessor suitable for system on chip (SOC)
  • Discrete cosine transform (DCT)-inverse discrete cosine transform (IDCT) coprocessor suitable for system on chip (SOC)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] The present invention will be specifically described through embodiments below in conjunction with the accompanying drawings.

[0027] Before the DCT_IDCT operation, the CPU usually needs to pass parameters to the DCT_IDCT coprocessor, and then load the data through the LDC instruction. When the data is loaded, the coprocessor starts the operation; when the operation is over, the coprocessor stores the result of the operation in its In the internal RAM module, when the CPU knows the completion of the operation through polling, the CPU reads out the operation result through the STC instruction.

[0028] It can be seen that the efficiency of the DCT_IDCT acceleration algorithm depends on the following three items: 1. The speed at which the CPU loads data into the coprocessor; 2. The speed at which the coprocessor operates; speed.

[0029] Because the 1st, 3rd items are realized by LDC and STC instructions, the speed that these two instructions are carried out generally c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a discrete cosine transform (DCT)-inverse discrete cosine transform (IDCT) coprocessor suitable for a system on chip (SOC). The DCT-IDCT coprocessor consists of a CP-BRIDGE module, a random access memory (RAM) module, a control and state register, a DCT-IDCT two-dimensional computation module, a DCT-IDCT one-dimensional computation module, an input buffer, an output buffer, a clip computation module and an add computation module. The DCT-IDCT coprocessor is directly connected with a coprocessor interface of a central processing unit (CPU) without being additionally articulated with an advanced high-performance bus (AHB) or an advanced periphery bus (APB) so as to save the bus resource of a system to a certain degree; and an RAM, which is used for storing data to be processed and processing results, can multiplex with other coprocessor. The DCT-IDCT coprocessor has the advantages of small area, high speed, lower power consumption and the like by rationally multiplexing a multiplier and regulating cycles of operation.

Description

technical field [0001] The invention relates to a DCT_IDCT coprocessor, in particular to a DCT_IDCT coprocessor suitable for an SOC adopting an ARM core. Background technique [0002] Today, with the rapid development of electronic products, higher requirements are put forward for the speed of video processing. One of the methods to improve the speed of video processing is video compression technology. occupies a high position. [0003] The performance of the pure software DCT_IDCT algorithm is much worse. In order to improve the speed of the DCT_IDCT operation, it is usually necessary to design a special hardware acceleration circuit in the SOC (System on Chip, System on Chip) chip, using pure hardware or a combination of software and hardware. Reduce operation time. [0004] The DCT_IDCT implementation method of pure hardware or a combination of software and hardware has high performance, but in actual applications, it is usually required that the circuit scale used to i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/14G06F15/163
Inventor 孙进军周毅
Owner 东莞润风电子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap