Method for manufacturing semiconductor device

A manufacturing method and semiconductor technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve problems affecting junction depth, impurity concentration changes, device performance degradation, etc., to improve quality, avoid excessive losses, and benefit the process integrated effect
CN102097319BInactive Publication Date: 2012-06-06SEMICON MFG INT (SHANGHAI) CORP

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Patents(China)
Current Assignee / Owner
SEMICON MFG INT (SHANGHAI) CORP
Publication Date
2012-06-06
Estimated Expiration
Not applicable Β· inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a method for manufacturing a semiconductor device, which comprises the following steps of: providing a semiconductor substrate, wherein the semiconductor substrate is N-type doped; forming a grid structure on the semiconductor substrate; performing ion implantation to form a light doped source region and a light doped drain region on the semiconductor substrate, wherein the implantation ions of the light doped source region and the light doped drain region are boron-containing ions; forming a gasket oxide layer on the semiconductor substrate; and performing plasma treatment on the gasket oxide layer. The plasma treatment can reduce the hydrogen content of the gasket oxide layer, and can also reduce diffusion of the doped ions of the light doped source region and the light doped drain region in subsequent annealing treatment to the gasket oxide layer so as to avoid over loss of the excessive ions.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to the technical field of semiconductors, and more specifically, the present invention relates to a manufacturing method of a semiconductor device. Background technique

[0002] With the continuous advancement of integrated circuits, that is, IC technology, the number of components integrated on the same chip has evolved from the initial tens of hundreds to the present millions. The performance and complexity of current ICs are far beyond what could have been imagined at the beginning. In order to meet the requirements of complexity and circuit density (ie: the number of devices integrated into a certain area), the minimum feature size, which is known as the "geometric line width" of the device, is getting smaller and smaller with the innovation of process technology. Today, the minimum line width of semiconductor devices is less than 65 nanometers.

[0003] With the continuous reduction of the minimum line width of semi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More