Distributed parallel minimum cost flow method and device for integrated circuit design

An integrated circuit and distributed technology, applied in computing, electrical digital data processing, special data processing applications, etc., can solve problems such as increased access conflicts in the central queue, impact on parallel processing performance, and reduced practicability, and achieve fast speed improvement , reduce task queue access conflicts, and improve the effect of speedup
CN102467586BActive Publication Date: 2015-04-22FUDAN UNIV
3 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
FUDAN UNIV
Publication Date
2015-04-22

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention belongs to the field of integrated circuits and relates to a distributed parallel minimum cost flow method and a device for integrated circuit design. Since the method maintains a task queue for each processor to conduct distributed scheduling, the access conflict of task queues can be effectively reduced, and under the situation of more processor cores, better speedup ratio can be obtained. The device comprises an input unit, an output unit, a program storage unit, an external bus, an internal memory, a storage management unit, an input / output bridging unit, a system bus and a multi-core processor. Compared with a parallel minimum cost flow method which adopts central queue scheduling, the distributed parallel minimum cost flow method has the advantages that higher speedup ratio can be obtained. The method and the device can be used for the multi-core parallel realization of solutions to a broad class of integrated circuit design automation problems.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the field of integrated circuits, and relates to a distributed parallel minimum cost flow method and device for integrated circuit design. Background technique

[0002] As CMOS integrated circuit processes shrink, very large-scale integration (VLSI) design automation software is now using more and more computing resources to handle designs containing billions of transistors. At the same time, due to the limitations of power consumption and heat dissipation, the increase in the frequency of processors tends to stagnate and is replaced by multi-core processors. In the current commercial market, multi-core processors have become a mainstream product (1)-(2). In the field of integrated circuit design automation, how to use multi-core computer systems to improve the performance and efficiency of integrated circuit design has become a hot spot in international research (3)-(6).

[0003] Many practical problems in integrated circuit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More