Unlock instant, AI-driven research and patent intelligence for your innovation.

Manufacturing method of multi-grid field effect transistor

A field-effect transistor and manufacturing method technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve problems such as the influence of the device channel length, the reduction of the horizontal length of the fin structure, etc., to suppress short channel effect, the effect of reducing leakage current, increasing the length

Active Publication Date: 2013-04-03
SEMICON MFG INT (SHANGHAI) CORP
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, due to size constraints, the horizontal length of the fin structure will gradually decrease, and the channel length of the device will be affected.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method of multi-grid field effect transistor
  • Manufacturing method of multi-grid field effect transistor
  • Manufacturing method of multi-grid field effect transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] In order to make the content of the present invention clearer and easier to understand, the content of the present invention will be further described below in conjunction with the accompanying drawings. Of course, the present invention is not limited to this specific embodiment, and general replacements known to those skilled in the art are also covered within the protection scope of the present invention.

[0033] Secondly, the present invention is described in detail by means of schematic diagrams. When describing the examples of the present invention in detail, for the convenience of explanation, the schematic diagrams are not partially enlarged according to the general scale, which should not be used as a limitation of the present invention.

[0034] The core idea of ​​the present invention is that by forming a barrier layer on the multi-gate field effect transistor and dry etching the barrier layer, a self-aligned barrier mask is formed on both sides of the hard ma...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Heightaaaaaaaaaa
Widthaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a manufacturing method of a multi-grid field effect transistor. The manufacturing method is characterized in that autocollimation interval sidewalls are formed on the two sides of a grid, and in the process of carrying out ion implantation to form a source electrode region and a drain region, a fin-shaped structure at the two sides of the grid can be shielded so as to prevent adulteration and injection of the ion, and the length of a channel in the fin-shaped structure positioned below the grid is increased, so as to realize the purposes that a short channel effect is restrained, the leakage current is reduced, the power consumption of the multi-grid field effect transistor is reduced, and the device property of the multi-grid field effect transistor is improved; by forming a blocking layer on the multi-grid field effect transistor and utilizing a dry method to sculpture the blocking layer and inclined autocollimation blocking masks can be formed on the two sides of a patterned hard mask layer; the autocollimation interval sidewalls are formed by utilizing the autocollimation blocking mask to sculpture, thereby utilizing an autocollimation technology to form the autocollimation interval sidewalls without utilizing photoetching and sculpture process to define in a forming process, thereby reducing the process cost, and improving the process efficiency.

Description

technical field [0001] The invention relates to a manufacturing method of a semiconductor process device, in particular to a manufacturing method of a multi-gate field effect transistor. Background technique [0002] In recent years, metal-oxide-semiconductor field-effect transistors (MOSFETs) have continued to shrink in size. This is to increase speed, improve component integration and reduce the cost of integrated circuits. The size of transistors continues to decrease, and the reduction of transistors has reached limit of various performances. The thickness of the gate oxide and the depth of the source / drain junction have reached their limits. [0003] Therefore, multiple gates or multi-gate field effect transistors (Multi-Gate Transistors) have been developed in the industry, and the multi-gate field effect transistor technology is a new circuit structure technology. Traditional transistors have only one gate for each transistor to control the passage or interruption o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/336
Inventor 王新鹏
Owner SEMICON MFG INT (SHANGHAI) CORP