Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Split-gate flash memory and method of forming the same

A memory and flash memory technology, which is applied in the field of split-gate flash memory and its formation, can solve the problems of poor erasing performance and high power consumption, and achieve the effects of reducing power consumption, increasing voltage difference, and reducing voltage

Active Publication Date: 2017-02-08
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0013] The technical problem to be solved by the present invention is that the erasing performance of the self-aligned split-gate flash memory formed in the prior art is poor, and the voltage during the erasing operation, that is, the voltage applied to the word line is relatively high, so that the device is High power consumption during erase operation

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Split-gate flash memory and method of forming the same
  • Split-gate flash memory and method of forming the same
  • Split-gate flash memory and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0058] refer to Figure 7 and Figure 8 , when performing data erasing on the existing self-aligned split-gate flash memory, apply a high negative bias voltage to the word line 111, while maintaining the source line 107, the corresponding drain (not shown) and the substrate When the voltage is grounded or close to 0V, electrons can be pulled out from the floating gate 108 . Therefore, the floating gate releases its accumulated electrons to the word line 111 through the Fowler-Nordheim (abbreviated as F-N) tunneling mechanism.

[0059] The inventors have found through research that the erasing performance of the self-aligned split-gate flash memory is related to the voltage difference V between the word line and the floating gate during erasing. 12 Related, V 12 Higher means that the electric field between the word line and the floating gate is stronger, and F-N tunneling is more likely to occur, so V 12 The higher the value, the higher the erase performance of the device. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a split-gate flash memory and a forming method thereof. The formation method of the split-gate flash memory includes: forming a first dielectric layer and a floating gate layer on the substrate in sequence; forming a separate second dielectric layer on the floating gate layer, and the area where the second dielectric layer is located is the word line area; A first sidewall is formed around the dielectric layer, and the area between adjacent first sidewalls is the source line area; using the first sidewall as a mask, the floating gate layer and the first dielectric layer are etched to the substrate; The source line is formed in the electrode line area; the second dielectric layer, the floating gate layer and the first dielectric layer under the second dielectric layer are removed to form a floating gate and a floating gate dielectric layer; on the top of the floating gate adjacent to the word line area The floating gate sidewall below the tip forms a third dielectric layer; a tunneling dielectric layer is formed to cover the substrate, the third dielectric layer, the floating gate, the first sidewall and the source line surface; the tunneling dielectric layer is formed in the word line area Word lines are formed on the top. The method of the present invention can improve the erasing performance, reduce the voltage applied on the word line and save power consumption.

Description

technical field [0001] The invention relates to the field of semiconductors, in particular to a split-gate flash memory and a forming method thereof. Background technique [0002] In the current semiconductor industry, integrated circuit products can be mainly divided into three types: logic, memory and analog circuits, among which storage devices account for a considerable proportion of integrated circuit products, such as RAM (random access memory), DRAM (dynamic Random access memory), ROM (read-only memory), EPROM (erasable programmable read-only memory), FLASH (flash memory) and FRAM (ferroelectric memory), etc. The development of flash memory in memory is particularly rapid. Its main feature is that it can keep the stored information for a long time without power on. It has many advantages such as high integration, fast access speed and easy erasure, so it has been widely used in many fields such as microcomputer and automatic control. a wide range of applications. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/8247H01L27/115H10B69/00
Inventor 张雄
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products