Check patentability & draft patents in minutes with Patsnap Eureka AI!

Semiconductor gate structure and forming method thereof

A gate structure, semiconductor technology, applied in semiconductor devices, electrical components, circuits, etc., can solve problems such as deteriorating interface performance, and achieve the effects of low cost, improved electrical performance, and low interface trap density

Active Publication Date: 2013-06-19
TSINGHUA UNIV
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, such high temperature treatment often leads to the accumulation of N elements at the Ge / GeON interface and degrades the interface performance.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor gate structure and forming method thereof
  • Semiconductor gate structure and forming method thereof
  • Semiconductor gate structure and forming method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] Embodiments of the present invention are described in detail below, examples of which are shown in the drawings, wherein the same or similar reference numerals designate the same or similar elements or elements having the same or similar functions throughout. The embodiments described below by referring to the figures are exemplary and are intended to explain the present invention and should not be construed as limiting the present invention.

[0039] In describing the present invention, it should be understood that the terms "center", "longitudinal", "transverse", "length", "width", "thickness", "upper", "lower", "front", " Orientation or position indicated by "back", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", "clockwise", "counterclockwise", etc. The relationship is based on the orientation or positional relationship shown in the drawings, and is only for the convenience of describing the present invention and simplifying the descrip...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention provides a semiconductor gate structure and a forming method thereof. The method includes that a substrate with a Ge layer as a surface is provided; a Sn layer is formed on the Ge layer, wherein a GeSn layer serves as an interface between the Ge layer and the Sn layer; the Sn layer is removed to expose the GeSn layer; the GeSn layer is passivated so as to form a GeSn N or GeSnON passivation layer; and a gate stack structure is formed on the passivation layer. According to the semiconductor gate structure and the forming method thereof, electrical properties such as low interface trap density and extremely low gate leakage current density of the gate stack structure on a Ge base can be improved, and the semiconductor gate structure and the forming method thereof have the advantages of being simple, convenient, easy to implement and low in costs.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a semiconductor gate structure and a forming method thereof. Background technique [0002] The high electron-hole mobility of the semiconductor Ge and the ability to utilize high-k dielectrics to overcome the instability of Ge oxides have drawn considerable attention as advanced device substrates and channel materials. However, direct deposition of high-k dielectric materials on Ge surfaces cleaned with dilute acid (dilute hydrochloric acid or dilute hydrofluoric acid) usually exhibits high interfacial charge trap density and poor leakage current characteristics. Therefore, it is necessary to properly passivate the Ge surface before depositing the high-k dielectric material to improve the interface characteristics between the high-k dielectric and Ge. [0003] In the prior art, the GeON interface layer is formed by annealing Ge in an ammonia atmosphere. Since the GeON ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/28H01L29/49H01L29/51
Inventor 赵梅梁仁荣王敬许军
Owner TSINGHUA UNIV
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More