Phase change memory and formation method thereof
A phase-change memory and phase-change layer technology, applied in electrical components and other directions, to achieve the effects of small driving current, large cross-sectional area and superior performance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0051] Please refer to Figure 5 , the method for forming the phase change memory according to the first embodiment of the present invention, comprising:
[0052] Step S201, providing a substrate, a first insulating layer is formed on the surface of the substrate, and an opening is formed in the first insulating layer;
[0053] Step S202, forming a first conductive layer in the opening, the first conductive layer covering the bottom and sidewalls of the opening;
[0054] Step S203, forming a second conductive layer at the bottom of the opening, the second conductive layer is located on the surface of the first conductive layer, and the surface of the second conductive layer is lower than the surface of the first insulating layer;
[0055] Step S204, using an ion implantation process to implant ions into the first conductive layer, so that part of the first conductive layer forms a second insulating layer, and the remaining part of the first conductive layer and the second con...
example 1
[0076] Please refer to Figure 12 , Figure 12 shows the Figure 10 in the first conductive layer 305 ( Figure 10 (shown) is a schematic diagram after performing an ion implantation process.
[0077] The area ratio between the second insulating layer 305a and the remaining first conductive layer 305b is 1:3-1:5. The remaining first conductive layer 305 b and the second conductive layer 307 together form the bottom electrode layer 309 . Subsequently, the contact area between the bottom electrode layer 309 and the phase change layer decreases, the contact resistance between the two becomes larger, the time required for phase change of the phase change layer decreases, and the read / write rate of the phase change memory increases.
example 2
[0079] Different from Example 1 of the first embodiment of the present invention, in Example 2, the first conductive layer 305 (such as Figure 10 shown) performed 2 ion implantation processes.
[0080] Please refer to Figure 13 , after completing the first ion implantation process, the substrate 300 ( Figure 9 shown) rotated 90 degrees to perform the second ion implantation process.
[0081] The second insulating layer 305a formed in Example 2 is connected into one piece, and the area ratio of the second insulating layer 305a to the remaining first conductive layer 305b is about 1:1. The area of the remaining first conductive layer 305b is smaller than that in Example 1.
[0082] Please refer to Figure 14 , after completing the first ion implantation process, the substrate 300 ( Figure 9 Shown) rotated 180 degrees to perform the second ion implantation process. Slightly different from rotating the substrate 300 by 90 degrees, this method forms two second insulatin...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 