Check patentability & draft patents in minutes with Patsnap Eureka AI!

LDMOS (Lateral Double-Diffused MOSFET (Metal Oxide Semiconductor Field Effect Transistor)) device and forming method thereof

A device and ring-shaped technology, applied in the field of LDMOS devices and their formation, can solve the problems of poor isolation between LDMOS transistors and semiconductor substrates, poor isolation performance, etc., and achieve the effects of preventing crosstalk noise, good isolation performance, and improved efficiency

Active Publication Date: 2015-02-11
SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORP +1
View PDF5 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the isolation performance between the existing LDMOS transistor and other devices is poor, and the isolation performance between the LDMOS transistor and the semiconductor substrate is also poor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • LDMOS (Lateral Double-Diffused MOSFET (Metal Oxide Semiconductor Field Effect Transistor)) device and forming method thereof
  • LDMOS (Lateral Double-Diffused MOSFET (Metal Oxide Semiconductor Field Effect Transistor)) device and forming method thereof
  • LDMOS (Lateral Double-Diffused MOSFET (Metal Oxide Semiconductor Field Effect Transistor)) device and forming method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] LDMOS transistors are power devices, so LDMOS transistors will apply extremely high voltages when they work. Therefore, in order to ensure the normal operation of other low-voltage devices formed on the semiconductor substrate, it is usually necessary to isolate the LDMOS transistor from other devices on the semiconductor substrate. Please refer to figure 1 , the existing isolation method is usually to form an N-type isolation ring 106 in the P well 100, the N-type isolation ring 106 is formed by ion implantation, and a positive voltage is applied to the N-type isolation ring 106, so that the N-type isolation ring 106 and the P well 100 Reverse bias occurs between them, so that the LDMOS transistor is separated from the surrounding devices, preventing the lateral diffusion of large currents generated under high voltage from affecting the surrounding devices.

[0034] In order to ensure the isolation effect of the N-type isolation ring 106, the N-type isolation ring 106 ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Various embodiments provide LDMOS devices and fabrication methods. An N-type buried isolation region is provided in a P-type substrate. A P-type epitaxial layer including a first region and a second region is formed over the P-type substrate. The first region is positioned above the N-type buried isolation region, and the second region surrounds the first region. An annular groove is formed in the second region to surround the first region and to expose a surface of the N-type buried isolation region. Isolation layers are formed on both sidewalls of the annular groove. An annular conductive plug is formed in the annular groove between the isolation layers. The annular conductive plug is in contact with the N-type buried isolation region at the bottom of the annular conductive plug. A gate structure of an LDMOS transistor is formed over the first region of the P-type epitaxial layer.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to an LDMOS device and a forming method thereof. Background technique [0002] Power field effect transistors mainly include two types: vertical double-diffused field effect transistor VDMOS (Vertical Double-Diffused MOSFET) and lateral double-diffused field effect transistor LDMOS (Lateral Double-Diffused MOSFET). Among them, compared with the vertical double diffused field effect transistor VDMOS, the lateral double diffused field effect transistor LDMOS has many advantages, for example, the latter has better thermal stability and frequency stability, higher gain and durability, lower Feedback capacitance and thermal resistance, as well as constant input impedance and simpler bias current circuit. [0003] In the prior art, a conventional N-type LDMOS transistor structure such as figure 1 As shown, including: a semiconductor substrate (not shown in the figure), a P wel...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L29/78H01L29/06
CPCH01L29/66681H01L29/7816H01L29/0642H01L29/0646H01L29/66659H01L29/7835H01L29/0653
Inventor 王刚宁戴执中杨广立贺吉伟蒲贤勇
Owner SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More