Unlock instant, AI-driven research and patent intelligence for your innovation.

A bionic clock circuit with anti-interference characteristics and its realization method

A clock circuit and circuit technology, applied in the direction of electric pulse generator circuit, etc., can solve the problem that the clock circuit is difficult to resist the interference of complex electromagnetic environment, and achieve the effect of reducing skew, improving stability, and maintaining stable operation.

Active Publication Date: 2017-09-29
PEOPLES LIBERATION ARMY ORDNANCE ENG COLLEGE
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] One of the purposes of the present invention is to provide a bionic clock circuit with anti-interference characteristics to solve the problem that traditional clock circuits are difficult to resist interference from complex electromagnetic environments

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A bionic clock circuit with anti-interference characteristics and its realization method
  • A bionic clock circuit with anti-interference characteristics and its realization method
  • A bionic clock circuit with anti-interference characteristics and its realization method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0048] Embodiment 1, a bionic clock circuit with anti-disturbance characteristics and its implementation method.

[0049] The neuron circuit unit in this embodiment is a kind of integral and distribution neuron circuit unit, and its structural diagram is as follows figure 2 shown. The neuron circuit unit includes an input terminal 21, an inverter 22, a first switch 23, a second switch 24, a membrane capacitance (C m ) 25, comparison circuit 26, delay circuit 27 and output terminal 28.

[0050] The input terminal 21 is connected to the first switch 23, and the input terminal 21 is used to receive the signal input from the outside, and the signal received by the input terminal 21 is used as the input signal of the corresponding neuron circuit unit.

[0051] The first switch 23 is respectively connected to the input terminal 21 , the inverter 22 and the film capacitor 25 . The signal output by the inverter 22 is used to control the first switch 23 to be closed (or called cond...

Embodiment 2

[0070] Embodiment 2, a bionic clock circuit with anti-disturbance characteristics and its simulation verification.

[0071] Such as Figure 6 As shown, the figure shows 20 nodes, each node represents a CMOS integral distribution neuron circuit unit, and the number of the node (1~20) is the number of the neuron circuit unit. The connection between the neuron circuit units is a synaptic circuit, and the synaptic circuit is a resistor. The connection between neuron circuit units adopts Figure 5 Ring-coupled connection shown.

[0072] The specific structure of each CMOS integral distribution neuron circuit unit is as follows: Figure 7 as shown, Figure 7 , the inverter inv 1 ~inv 12 Essential effect is equal to in embodiment 1 (see figure 2 ) comparison circuit 26 and delay circuit 27; the inverter 22 in Embodiment 1 is not provided in this embodiment, and the PMOS transistor P in this embodiment l Identical to the first switch 23 in Embodiment 1, the NMOS transistor N ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an anti-interference bionic clock circuit and an implementation method thereof. The bionic clock circuit comprises a plurality of neuron circuit units used for generating synchronous clock signals, the neuron circuit units can be arranged at physical positions of chips, PCBs (printed circuit board) or the like requiring the clock signals, the neuron circuit units are connected through synapse circuits to form a coupling network, and the synapse circuits are capable of adjusting the neuron circuit units. When interference signals are inputted, owing to the adjustment action of the synapse circuits, the neuron circuit units can still generate the synchronous clock signals identical to those generated in absence of input interference signals, and accordingly clock jittering caused by interference can be reduced; output ends of the neuron circuit units are used for outputting the synchronous clock signals to enable each terminal unit circuit to receive synchronous anti-interference clock signals. The anti-interference bionic clock circuit and the implementation method thereof have the advantages that adaptability of a synchronous digital circuit system to complex electromagnetic interference environments can be improved, effectiveness in resistance to external interferences is achieved, and stable operation of the circuit system can be maintained.

Description

technical field [0001] The invention relates to a clock circuit, in particular to a bionic clock circuit with anti-disturbance characteristics and its realization method. Background technique [0002] In the clock circuit design of a synchronous digital integrated circuit or PCB (Printed Circuit Board, printed circuit board), the clock signal plays a decisive role in the performance and stability of the system. The disorder of the clock signal may lead to errors in a series of system functions such as data calculation and transmission, and even cause system crashes in severe cases. [0003] The skew and jitter of the clock signal are the two most important issues that must be considered in the clock circuit design. The skew of the clock signal refers to the time difference between the arrival of the same clock signal at different terminals. This problem can generally be solved by signal delay. The jitter of a clock signal is the deviation between the actual clock signal a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03K3/02
Inventor 常小龙张娅满梦华马贵蕾
Owner PEOPLES LIBERATION ARMY ORDNANCE ENG COLLEGE