Unlock instant, AI-driven research and patent intelligence for your innovation.

A Memory Effect Eliminated Low-Power Analog-to-Digital Converter

A technology of analog-to-digital converters and analog-to-digital converters, applied in the direction of analog-to-digital converters, can solve problems such as increasing the complexity of circuits, reducing the operating speed of analog-to-digital converters, and reducing the static and dynamic performance of analog-to-digital converters

Inactive Publication Date: 2018-06-26
XIDIAN UNIV
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The most commonly used A / D converter is the pipeline A / D converter. The low-power design technology of the traditional pipeline A / D converter includes op amp sharing technology and capacitor sharing technology. However, the above two methods inevitably produce memory effects. Residual charge from always-on op amps or capacitors, which can significantly degrade the static and dynamic performance of the analog-to-digital converter
At present, the methods to solve the memory effect include the dual-input operational amplifier method or the reset clock method. Although the memory effect can be solved, it will also bring some defects. For example, the dual-input operational amplifier will increase the complexity of the circuit, which is different from modern wireless network applications. characteristics conflict, and the reset clocking method requires a separate clock phase to reset the op amp and capacitor, which slows down the operating rate of the entire analog-to-digital converter

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Memory Effect Eliminated Low-Power Analog-to-Digital Converter
  • A Memory Effect Eliminated Low-Power Analog-to-Digital Converter
  • A Memory Effect Eliminated Low-Power Analog-to-Digital Converter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0013] In order to make the objects and advantages of the present invention clearer, the present invention will be specifically described below in conjunction with examples. It should be understood that the following words are only used to describe one or several specific implementation modes of the present invention, and do not strictly limit the protection scope of the specific claims of the present invention.

[0014] The technical scheme that the present invention takes is as figure 1 As shown, a low-power analog-to-digital converter with memory effect elimination includes first, second, and third-stage digital-to-analog converters, a multiplication digital-to-analog converter, a digital correction module, an input signal terminal Vin, an output signal terminal Vout, and an input The signal terminal Vin is connected to the input terminals of the first-stage digital-to-analog converter and the multiplication digital-to-analog converter in two ways, and the multiplication di...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a memory effect eliminable low-power analog-digital converter comprising primary, secondary and tertiary digital-analog converters, a multiplying digital-analog converter, a digital correcting module, an input signal terminal Vin and an output signal terminal Vout. The digital correcting module receives digital signals Vo1, Vo2 and Vo3 input by the primary, secondary and tertiary digital-analog converters and performs time sequence correction and shift-adding. The output end of the digital correcting module is connected with the output signal terminal Vout. The memory effect eliminable low-power analog-digital converter according to the technical scheme has the advantages that low power consumption of the production line analog-digital converter is achieved through the use of the operational amplifier sharing and capacitor sharing technique; on the basis of the theory of capacitive equally-proportional reduction, the time sharing technique is established to eliminate the memory effect, the memory effect is evidently suppressed at the premise of not increasing circuit complexity and decreasing circuit operation rate, and integral nonlinearity and signal-to-noise ratio of the converter is greatly increased.

Description

technical field [0001] The invention relates to the field of digital-to-analog conversion, in particular to an analog-to-digital converter with memory effect elimination and low power consumption. Background technique [0002] With the development of modern communication technology, low-power radio frequency transceivers play an increasingly important role in daily life, such as smart home, medical care, intelligent transportation and other fields. The analog-to-digital converter is an indispensable module in the radio frequency transceiver, and its energy consumption occupies a large proportion in the entire transceiver. The most commonly used A / D converter is the pipeline A / D converter. The low-power design technology of the traditional pipeline A / D converter includes op amp sharing technology and capacitor sharing technology. However, the above two methods will inevitably produce memory effects. Residual charge from an always-on op amp or capacitor will greatly degrade t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/12
Inventor 朱樟明李迪杨银堂
Owner XIDIAN UNIV