Fault-tolerant directory cache controller

A directory cache and controller technology, applied in memory systems, instruments, electrical digital data processing, etc., can solve problems such as poor fault tolerance, low reliability, and inability to meet the space environment or complex electromagnetic environment of the directory cache

Active Publication Date: 2016-07-06
NAT UNIV OF DEFENSE TECH
View PDF6 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0026] The main technical problem to be solved by the present invention is: Aiming at the traditional directory Cache having weak fault tolerance and low reliability, and unable to meet the requirements of the space environment or complex electromagnetic environment, a fa

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fault-tolerant directory cache controller
  • Fault-tolerant directory cache controller
  • Fault-tolerant directory cache controller

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0095] The following describes the implementation of the present invention through specific specific examples.

[0096] Such as Figure 4 As shown, the fault-tolerant directory Cache controller of the present invention consists of 4 identical DCB modules, 1 directory access bypass DAP module, 1 directory access crossbar DAX module, 1 memory access crossbar MAX module, and 1 configuration register constitute. The 4 directory cache bodies are respectively marked as the zeroth directory cache body DCB 0 , The first directory cache body DCB 1 , The second directory cache body DCB 2 And the third directory cache body DCB 3 , The internal structure and connection relationship of the four directory cache bodies are exactly the same. The connection relationship between the various components is: the directory access crossbar switch DAX and the external interface are connected with the DCB through the request message signal and the read return message signal. 0 , DCB 1 , DCB 2 , DCB 3 , D...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a fault-tolerant directory cache controller for the problem that a conventional directory cache is poor in fault tolerance and low in reliability, and cannot meet the requirements of a spatial environment or a complicated electromagnetic environment. The fault-tolerant directory cache controller comprises four identical directory cache bodies, a directory access bypass, a directory access crossbar switch, an access crossbar switch and a configuration register. By designing the four directory cache bodies, the configuration register, the full interconnected access crossbar switch and the directory access crossbar switch, two working modes can be flexibly configured, so that both the performance and the fault tolerance are preferred. By designing a directory access bypass module, the complete failure of a directory Cache function in a bad condition such as a space high-radiation environment is prevented, so that the reliability is enhanced. Compared with the conventional directory Cache, the fault-tolerant directory cache controller has the advantages that a multilevel fault-tolerant technology from a system structure level to a circuit design level is adopted, so that on the premise of no performance loss, the fault tolerance and reliability of the directory Cache are remarkably improved.

Description

technical field [0001] The invention relates to an on-chip multi-core microprocessor and a fault-tolerant directory cache (Cache) controller in a node control chip. Background technique [0002] In recent years, from supercomputers to personal computers, from consumer electronics to industrial control, all aspects of human production and life have been inseparable from Very Large Scale Integrated (VLSI) chips. In digital integrated circuits, logic "1" or logic "0" is expressed by holding or releasing a certain charge. Integrated circuits used in complex electromagnetic environments (such as space and nuclear power plants) are bombarded by high-energy particles or disturbed by noise, which will cause instantaneous charge and discharge, which may damage the internal state of the microprocessor and affect the reliability of the chip. Such errors, caused by high-energy particle bombardment and noise interference, are called "soft errors." Compared with the "hard errors" introd...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F12/0817G06F12/0888
CPCG06F12/0817G06F12/0888
Inventor 张建民黎铁军肖立权庞征斌王克非常俊胜齐星云徐金波罗章董德尊赖明澈黎渊徐实马柯帆
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products