Shifting register and light-emitting control circuit

A shift register, capacitor technology, applied in static memory, digital memory information, instruments, etc., can solve the problems of signal line crosstalk, adverse effects on stability and reliability, clock signal multiplication, etc.

Active Publication Date: 2016-07-27
TRULY HUIZHOU SMART DISPLAY
View PDF10 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The disadvantage of this type of scheme is that the multiplication of the required clock signal has an adverse effect on stability and reliability
[0006] For example, the technical solution disclosed in the Chinese patent application with the publication number CN103886836B can directly generate the

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Shifting register and light-emitting control circuit
  • Shifting register and light-emitting control circuit
  • Shifting register and light-emitting control circuit

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0043] Example 1

[0044] Please refer to figure 1 In a preferred embodiment of the present invention, the shift register unit circuit includes two input clock ports (including a first clock signal CK, a second clock signal CKB), a signal input terminal IN, an output port OUT and a constant voltage Signals VGH (high level), VGL (low level). The schematic diagram of the shift register circuit is as follows figure 1 Shown.

[0045] This schematic diagram consists of 8 P-channel thin film transistors (M1~M8) and 3 capacitors (C1~C3). For the sake of brevity of the schematic diagram, even if there is no direct connection, all nodes with the same name in the diagram are connected together. The schematic structure is described as follows:

[0046] The gate of the first thin film transistor is connected to the signal input terminal IN, the first source / drain is connected to VGH, and the second source / drain is connected to the NET1 node;

[0047] The gate of the second thin film transisto...

Example Embodiment

[0067] Example 2

[0068] Please refer to image 3 A light-emitting control circuit includes a plurality of shift registers connected in cascade. The circuit after cascading is like image 3 As shown, the shift register units at all levels are consistent. Specifically, the output port of the previous stage is connected to the input port of the next stage. EM(N) is the output signal of the Nth stage, and is also used as the input signal of the N+1th stage. The input clock port connection of each stage is different. The connection of the three input clock ports of each level is described as follows: the first clock signal of the first level is connected to CK, the second clock signal is connected to CKB; the first clock signal of the second level is connected to CKB, the second clock signal is connected to CK, and the third The connection method of the stage is the same as that of the first stage, and the connection method of the fourth stage is the same as that of the second s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a shifting register. The shifting register comprises a first input clock port, a second input clock port, a signal input port, a signal output port, a plurality of P-channel thin film transistors and a plurality of capacitors, wherein the plurality of P-channel thin film transistors include a first P-channel thin film transistor, a second P-channel thin film transistor, a third P-channel thin film transistor, a fourth P-channel thin film transistor, a fifth P-channel thin film transistor, a sixth P-channel thin film transistor, a seventh P-channel thin film transistor and an eighth P-channel thin film transistor; the plurality of capacitors include a first capacitor, a second capacitor and a third capacitor; the first input clock port is connected to the fifth P-channel thin film transistor; the second input clock port is connected to the second capacitor; and the signal input port and the signal output port are connected to the seventh P-channel thin film transistor and the eighth P-channel thin film transistor. According to the light-emitting control circuit and the shifting register disclosed by the invention, waveforms of output signals of various cascade circuits are kept stable, and reliability is improved.

Description

technical field [0001] The invention relates to the field of flat panel display technology, in particular to a shift register and a light emitting control circuit. Background technique [0002] Active Matrix Organic Light Emitting Diode (Active Matrix Organic Light Emitting Diode, referred to as: AMOLED) is a flat panel display technology that has developed rapidly in recent years. Due to the large current required to drive organic light-emitting diodes (OLEDs), amorphous silicon (a-Si) technology is difficult to meet the demand due to the influence of electron mobility; the electron mobility of low-temperature polysilicon (LTPS) technology can reach 300cm2 / V?s, suitable for small and medium size AMOLED. [0003] Due to technical or technical reasons, the pixel driving circuit needs to realize the threshold voltage compensation function through the pixel compensation circuit. In order to achieve a better display effect, the pixel compensation circuit does not want the org...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G09G3/3233G11C19/28
CPCG09G3/3233G11C19/28
Inventor 阮伟文吴锦坤胡君文田栋协谢志生苏君海李建华
Owner TRULY HUIZHOU SMART DISPLAY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products