Neuromorphic chip simulator

A neuromorphic and simulator technology, applied in the field of neuromorphic chip simulators, can solve problems such as unsatisfactory, unavailable, and precision differences, and achieve the effect of ensuring quality and efficiency

Inactive Publication Date: 2016-12-07
鄞州浙江清华长三角研究院创新中心
View PDF4 Cites 28 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The disadvantage of this solution is that Compass is a behavioral simulator, which can verify the chip functionally, but cannot provide specific information at the structural level, such as operating performance and power consumption.
[0018] In addition, neuromorphic chips and their applications have a feature that existing traditional processor chips (and their applications) do not have, that is, the same neural network application can be converted into a neural network application under different hardware constraints through certain software methods. Different neural networks

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Neuromorphic chip simulator
  • Neuromorphic chip simulator
  • Neuromorphic chip simulator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] Embodiments of the present invention are described in detail below, examples of which are shown in the drawings, wherein the same or similar reference numerals designate the same or similar elements or elements having the same or similar functions throughout. The embodiments described below by referring to the figures are exemplary only for explaining the present invention and should not be construed as limiting the present invention.

[0041] A simulator of a neuromorphic chip according to an embodiment of the present invention will be described below with reference to the accompanying drawings.

[0042] figure 1 is a system block diagram of a simulator of a neuromorphic chip according to an embodiment of the present invention. figure 2 is a schematic structural diagram of a neuromorphic chip simulator according to an embodiment of the present invention. Such as figure 1 shown, combined with figure 2 , the neuromorphic chip simulator 100 includes: multiple proces...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention proposes a neuromorphic chip simulator. The simulator comprises a plurality of processing cores and a plurality of routers. Each processing core comprises an input buffer area, a processing module, a dendritic calculation unit, a cell body calculation unit and an output buffer area. The dendritic calculation unit comprises a memory array and N simulated neurons; each simulated neuron comprises M axon inputs; and the dendritic calculation unit performs multiplication on the axon input of each position on each simulated neuron and a synaptic weight of a corresponding position, accumulates multiplication results, and combines accumulated results obtained by all the simulated neurons as output data of the dendritic calculation unit. The cell body calculation unit comprises N simulated neurons; each simulated neuron performs accumulation on a result obtained by multiplication and addition in the dendritic calculation unit and a numerical value accumulated by the previous simulated neuron; and pulses are generated when an accumulated numerical value exceeds a preset threshold. The output buffer area stores pulse-containing data packets. According to the simulator, the quality and efficiency of a neuromorphic chip design process can be ensured and designers can design neuromorphic chips with higher quality more quickly.

Description

technical field [0001] The invention relates to the technical field of neuromorphic chips, in particular to a neuromorphic chip simulator. Background technique [0002] Compared with the traditional von Neumann computer, the brain has the characteristics of ultra-low power consumption and high fault tolerance. It has significant advantages in processing unstructured information and intelligence. With the development of brain science, it has become an emerging development direction to construct new computing systems by drawing on the computing models of the brain. [0003] The basic unit of the brain is neurons, which are connected to each other through synapses and communicate by sending and receiving action potentials (called spikes). Each neuron is usually connected with 100 to 10,000 synapses, and a large number of neurons are connected to each other through synapses to form a complex neural network. [0004] Simulating neuromorphic networks is a very important and effe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/455G06N3/06
CPCG06F9/45508G06N3/061
Inventor 张悠慧姜慈航季宇
Owner 鄞州浙江清华长三角研究院创新中心
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products