Unlock instant, AI-driven research and patent intelligence for your innovation.

A multi-size chip cutting process

A cutting process, multi-dimensional technology, applied in the field of microelectronics, can solve the problems of poor economy, complex process, slow cutting speed, etc., to achieve the effect of improving RF conversion efficiency, simple process, and short distance to ground

Active Publication Date: 2019-05-28
成都中宇微芯科技有限公司
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, in research and development, we will encounter more chips with different functions and different sizes, even rectangular (irregular) chips. After the tape-out of standard process lines is completed, chips of various sizes It will be very difficult to cut and separate each chip
Mechanical wafer cutting can only cut out rectangular chips, and the separation of chips of different sizes depends on the layout method, which is very inefficient, and most of the chips will be lost in general; while laser cutting can be programmed to complete all the different chips on the entire wafer. Dimensional chip cutting, but programming requires precise position coordinates, the process is complicated, the cutting speed is very slow, and the economy is very poor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A multi-size chip cutting process
  • A multi-size chip cutting process
  • A multi-size chip cutting process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0030] like Figure 1-7 As shown, in this embodiment, the process is described through a combination of illustrations and text, and the names of the components involved are marked in the drawings for easy understanding. The specific operations are as follows:

[0031] A multi-size chip cutting process, comprising the following steps:

[0032] A. Apply photolithography on the back of the wafer, and double-sided overlay the pattern on the front of the chip, remove the backside photolithography corresponding to the chip dicing line, and expose the silicon material of the chip substrate, such as image 3 shown.

[0033] B. Using deep reactive ion etching technology, but the substrate silicon material, the silicon substrate material can be completely etched away to the purification layer, and a part of the silicon substrate material can also be retained, such as Figure 4 shown.

[0034] C. After completing the deep reactive ion etching wafer, use wet or dry deglue process to r...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multi-dimension chip cutting technology. The technology comprises the steps that A, photoresist coating and photoetching are performed on the back of a wafer, and double-sided nesting is performed to expose a back silicon substrate corresponding to chip cutting lines; B, deep reactive ions are utilized to etch the silicon substrate material; C, the wafer is subjected to photoresist removal and cleaning; D, multiple layers of metal is sputtered on the back of the wafer; and E, the wafer is subjected to film attachment and disintegration, and chips of all dimensions are separated. According to the technology, the process is simple and efficient, all the chips of different dimensions and even irregular dimensions on the wafer can be cut and separated at a time, higher selectivity is provided for chip design optimization, the success rate of research and development is increased, and cost is lowered; meanwhile, the back and the sidewall of each chip are covered with metal layers, therefore, radio frequency chip power consumption can be reduced, and radio frequency conversion efficiency can be improved.

Description

technical field [0001] The invention belongs to the technical field of microelectronics, and in particular relates to a multi-size chip cutting process. Background technique [0002] In the current semiconductor process technology, chip cutting mainly includes mechanical wafer cutting and laser cutting. These two cutting methods have their own characteristics. For mechanical wafer cutting, it belongs to contact blade cutting, which can cut different materials, but the cutting path is large and can only be cut in a straight line; while laser cutting is a non-contact cutting method, which can be programmed for any Shape cutting, the cutting line is small, but laser cutting can only be applied to specific materials, such as silicon, glass and so on. [0003] In modern chip R&D and design, the process tape-out cost is getting higher and higher. In order to reduce the R&D cost, improve the success rate, and speed up the R&D cycle, on the one hand, it is necessary to design caref...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/78
CPCH01L21/78
Inventor 王勇熊永忠李一虎邓小东
Owner 成都中宇微芯科技有限公司