Semiconductor device and manufacturing method therefor
A manufacturing method and semiconductor technology, applied in the direction of semiconductor devices, electrical solid devices, electrical components, etc., can solve the problems affecting the device performance, the off-state leakage current of the device and the control of the short channel effect, etc., to improve the line The effect of edge roughness
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0042] Such as figure 2 As shown, it is a ladder structure of a 32-layer NAND memory, 50 is a photoresist, 30 is a semiconductor device, and 40 is a ladder structure in a semiconductor device. In this embodiment, the ladder structure is a conductive layer, that is, a multi-layer conductive layer. step shape, the specific manufacturing method of the step in this embodiment is as follows Figure 6 As shown, the etching of the ladder structure is mainly completed through three steps. In the first step, the photoresist coating is applied to the part that needs to be fabricated with a coating machine to form a photoresist layer. In the second step, the photoresist profile is micro-etched. process, the third step is to etch the semiconductor device with the photoresist after the microlithography process as a mask, wherein the photoresist coating will consume the photoresist but hardly consumes the bottom, while the etching consumes the photoresist At the same time, the bottom subs...
Embodiment 2
[0050] Such as image 3 As shown, it is a ladder structure of a 64-layer memory, 50 is a photoresist, 31 is a first division in a semiconductor structure, 32 is a second division in a semiconductor structure, 41 is a ladder structure of a first division, and 42 is a second division. The ladder structure of the partition, in this embodiment, the ladder structure is selected as the array block of the memory, that is, a ladder shape is formed by a plurality of memory array blocks, and there is a height difference between the first partition 31 and the second partition 32 in the vertical direction, so there is The following two problems: (1) gaps are more likely to appear in the contact layer between the photoresist and the bottom substrate during the glue coating process; (2) the uniformity of glue coating on the step etching surface in the horizontal direction becomes worse.
[0051] In the etching process of the stepped structure, the etching of the stepped structure is mainly ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


