A time-domain signal measurement device based on pll phase-locked loop
A time-domain signal and measurement device technology, applied in the field of signal measurement, can solve problems such as system measurement error and reference clock frequency instability, and achieve the effect of reducing PLL frequency shift
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0049] according to figure 1 As shown, the time-domain signal measurement device based on the PLL phase-locked loop in the present invention includes a normalization module, a VCXO module, a frequency measuring instrument, a single-chip microcomputer, a compensation module and a PLL loop unit.
[0050]The VCXO module is suitable for outputting a high-stable external reference source clock signal, and the external reference source clock signal is sent to the normalization module and the frequency measuring instrument respectively;
[0051] The normalization module is suitable for normalizing the measured frequency signal under the action of an external reference source clock to obtain a standard 1MHz frequency signal for verification and output it to the frequency measuring instrument.
[0052] Such as image 3 As shown, it may be preferred that: the normalization module includes a first isolation amplifier, a first DDS module and a second DDS frequency division unit.
[0053...
Embodiment approach
[0068] Such as Figure 7 As shown, the part of the curve (VCXO output) expresses the frequency sampling curve of the traditional VCXO output. It can be seen from the curve part of the figure that during the entire sampling process, the VCXO output will fluctuate greatly: the upper limit of frequency fluctuation and the lower limit of frequency fluctuation. This is extremely unfavorable for some occasions that have strict requirements on the absolute value of the frequency, such as precise guidance of missiles and precise navigation of GPS. The specific compensation implementation plan of this patent is as follows:
[0069] 1. On the basis of traditional VCXO technology, first make VCXO, voltage reference 1, and voltage reference 2 all work at the working temperature point required by the scheme, for example, T=200C, then VCXO will have a positive temperature coefficient +1E-10 / 0C , the voltage reference 1 and the voltage reference 2 will have a negative temperature coefficie...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


