Skew Insensitive Quadrature Clock Error Correction and Duty Cycle Calibration for High Speed Clocks
A clock error, duty cycle distortion technology, applied in the direction of automatic power control, transforming continuous pulse trains into pulse train devices with required patterns, generating/distributing signals, etc. power and other issues
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0018] Techniques for correcting clock distortion are provided. This technique includes the use of circuits for detecting and correcting duty cycle distortion and quadrature clock phase distortion. Duty cycle distortion refers to the difference from the desired duty cycle (typically 50-50), while quadrature clock phase distortion refers to the difference from the 90 degree phase difference between the I and Q signals. For phase detection, the detection circuit is made simpler and more accurate by using a sampling operation in which device mismatches within the detection circuit are accounted for by sampling the charge associated with an ideal clock signal on the sampling capacitor inside. When phase detection is performed with the detection circuit, the stored charge compensates for the device mismatch, thereby increasing the accuracy of the detection circuit. This sampling operation is also used for duty cycle distortion detection. Specifically, a common mode voltage is ap...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


