Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Three dimensional integrated photon chip interlayer coupler

A photonic chip and three-dimensional integration technology, applied in the coupling of optical waveguides, etc., can solve the problems of diffraction efficiency limitation, difficult to achieve interlayer coupling, etc., and achieve high advantages and feasibility, compact design scheme, and large feature size.

Inactive Publication Date: 2018-04-20
SUN YAT SEN UNIV
View PDF6 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This method is limited in use. On the one hand, the diffraction of light has strict requirements on the wavelength of light. On the other hand, the efficiency of diffraction is also limited, making it difficult to achieve high-efficiency interlayer coupling.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Three dimensional integrated photon chip interlayer coupler
  • Three dimensional integrated photon chip interlayer coupler

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0018] like figure 1 As shown, 1 and 2 are the optical waveguide layers located in the lower layer in the three-dimensional integrated photonic chip, and 3 are the optical waveguide layer located in the upper layer in the three-dimensional integrated photonic chip, figure 1 The low refractive index medium between the middle waveguide layers is not shown, and 4 is the coupling area between the waveguide layers of the three-dimensional integrated photonic chip of the present invention. In the region 4 of this schematic diagram, by processing a sub-wavelength two-dimensional grating on the waveguide 1 with a high refractive index, the refractive index of the waveguide 1 and the waveguide 3 are matched, and the light can be transmitted from the lower waveguide 1 through evanescent wave coupling. High-efficiency coupling to the upper waveguide 3.

[0019] figure 2 It is a schematic structural diagram of the two-dimensional grating of the interlayer coupler of the present inventi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an interlayer coupler adopting an evanescent wave coupling solution based on two dimensional grating refractive index regulation and control. The interlayer coupler is advantaged by wide bandwidth, high efficiency, compact design, good processing tolerance and the like; compared with a conventional three dimensional photon integrated chip interlayer coupler, an interlayer coupler employing a mode converter based on a counter-cone is advantaged by short coupling length, small device size and wide optical bandwidth; as for a common one dimensional grating-based mode of conducting refractive index regulation and control on a high refractive index waveguide, one dimensional gratings are small in feature size when a duty ratio is small, and stable processing is hard to realize in actual chip producing processes; via adoption of a two dimensional grating-based solution, duty ratio aggregation is realized, a feature size of a device can be increased, processing feasibility is increased, and advantages in actual chip producing processes can be strengthened.

Description

technical field [0001] The invention relates to the technical field of photonic integrated communication, and more specifically, relates to an interlayer coupler of a three-dimensional integrated photonic chip. Background technique [0002] In the development process of traditional photonic integrated chips, in order to reduce the cost of research and development and production, most of them adopt the CMOS planar processing technology of integrated circuits, and the photonic chips produced by processing are mostly planar single-layer structures. In recent years, with the development of photonic integrated chips, the scale and function of chips have been continuously increasing, and traditional two-dimensional photonic chips are gradually developing towards higher integrated three-dimensional integrated photonic chips. In the case of the same chip area, the three-dimensional waveguide layer stacking makes the chip more integrated and realizes more functions. At the same time...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G02B6/34
CPCG02B6/34
Inventor 张彦峰许鹏飞陈钰杰余思远
Owner SUN YAT SEN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products