Manufacturing method of complementary CMOS tube
A manufacturing method and technology for transistors, applied in semiconductor/solid-state device manufacturing, nanotechnology for materials and surface science, electrical components, etc., and can solve problems such as inability to effectively control short-channel effects
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0098] The manufacturing method of the complementary CMOS transistor proposed by the present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments. Advantages and features of the present invention will be apparent from the following description and claims. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.
[0099] This embodiment provides a method for manufacturing a complementary CMOS transistor, the method for manufacturing a complementary CMOS transistor includes: providing a first germanium nanowire A and a second germanium nanowire B on the same semiconductor substrate, so that the An N-type InGaAs quantum well transistor is formed around the first germanium nanowire A and a P-type germanium junctionless transistor is formed around the secon...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


