Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Desktop supercomputing hardware platform based on DSP and FPGA multi-co-processing card

A hardware platform and co-processing card technology, applied in the direction of electrical digital data processing, digital computer components, and various digital computer combinations, etc., can solve the problems of poor openness, limited scalability, poor scalability, etc. Power consumption and heat dissipation pressure, strong computing power, area saving effect

Inactive Publication Date: 2018-10-26
AIR FORCE UNIV PLA
View PDF7 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This method has certain limitations: 1) The computing power is limited, and the scalability is poor. The peak computing power of this architecture applied to the desktop supercomputing level is generally 4 trillion times per second, and it does not matter whether the GPU chip on a single processing node It is difficult to expand or expand GPU card processing nodes; 2) Poor openness, GPU-based desktop supercomputing is generally developed under the CUDA (Compute Unified Device Architecture, unified computing device architecture) architecture, and the CUDA architecture does not open the underlying driver interface, so that it can only use NVIDIA’s GPU chip as an accelerated computing card; 3) The power consumption of a GPU chip with a peak computing capacity of more than 1 trillion times per second is generally more than 200W. Cost, but also brings heat dissipation pressure and noise reduction pressure, and at the same time prevents GPU chips from being installed in high density, which limits scalability

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Desktop supercomputing hardware platform based on DSP and FPGA multi-co-processing card
  • Desktop supercomputing hardware platform based on DSP and FPGA multi-co-processing card
  • Desktop supercomputing hardware platform based on DSP and FPGA multi-co-processing card

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] Embodiments of the present invention are described in detail below, and the embodiments are exemplary and intended to explain the present invention, but should not be construed as limiting the present invention.

[0035] Such as figure 1 As shown, a desktop supercomputing hardware platform based on DSP and FPGA multi-coprocessing cards is composed of a computer chassis equipped with multiple co-processing cards. The co-processing card contains multiple DSP processors and multiple FPGA chips. PCIE bus slot for expansion to build a desktop supercomputer hardware platform with high availability, low power consumption, and small size.

[0036] The computer case adopts a commercial personal computer structure, including a general-purpose CPU processor, a hard disk, a memory and a PCIE bus slot.

[0037]The general-purpose CPU processor runs Windows or Linux operating systems; the general-purpose CPU processor is used for system configuration management, task scheduling, dat...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a desktop supercomputing hardware platform based on DSP and FPGA multi-co-processing card. The hardware platform is composed of several co-processing cards mounted on the computer chassis. The co-processing cards contain multi-DSP processors and multi-FPGA chips. The co-processing cards are expanded through the PCIE bus slot of the computer motherboard to construct a desktopsupercomputer hardware platform with high availability, low power consumption and small volume. A CPU and DSP-FPGA collaborative computing acceleration architecture is adopted in the invention, the number of DSP and FPGA chips on the co-processing card can be customized according to the task requirements, so that a single card can provide at least 1 trillion times per second of computing performance. The chassis supports the simultaneous expansion of up to 8 co-processing cards, beyond which the co-processing cards can be further expanded through the FMC daughter board, and the computing power provided by the whole chassis can reach several ten trillion times per second. In addition, the standard PCIE interface and FMC interface are used in the co-processing card, the high-openness DSP and FPGA are used in the computational architecture, and the general-purpose CPU is also used. Users can develop their own application programs according to the task requirements.

Description

technical field [0001] The invention relates to the technical field of desktop supercomputer hardware platforms, in particular to a desktop supercomputing hardware platform based on DSP and FPGA multi-coprocessing cards. Background technique [0002] In recent years, desktop supercomputers have broad application prospects in high-performance computing fields such as life sciences, engineering sciences, national defense technology, medical care, and finance. However, under the background of big data, the amount of data is increasing exponentially, and the complexity of task calculations is increasing. Higher demands are placed on desktop supercomputers. [0003] At present, the more common desktop supercomputing architecture is the CPU-GPU collaborative computing acceleration architecture, which uses CPU and GPU dual computing cores to achieve collaborative computing acceleration. Parallel computing tasks. This method has certain limitations: 1) The computing power is limit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/16G06F15/163
CPCG06F15/161G06F15/163
Inventor 任育松景博司书浩黄以锋焦晓璇王赟
Owner AIR FORCE UNIV PLA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products