Nonvalatile semiconductor memory device
A storage device, non-volatile technology, applied in the field of non-volatile semiconductor storage devices
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0072] like figure 1 Shown is the nonvolatile semiconductor storage device 100 of this embodiment, including a metal oxide semiconductor field effect (Metal Oxide Semiconductor, MOS for short) transistor 110, a barrier layer 120, a floating gate 130, a tunnel oxide layer 140 and a control gate 150.
[0073] The MOS transistor 110 has a substrate 114, a gate region 111, a source region 112 and a drain region 113. In this embodiment, the MOS transistor 110 is an N-type (Negative channel, N channel) transistor, that is, the substrate 114 is a P type, the source region 112 and the drain region 113 are doped with N-type particles. In a variable embodiment, the MOS transistor 110 may also be a P-type (Positive channel, P-channel) transistor, that is, the substrate 114 is N-type, and the source region 112 and the drain region 113 are doped with P-type particles.
[0074] The gate region 111 includes a gate oxide 111A and a gate 111B above the gate oxide 111A, wherein the material o...
Embodiment 2
[0095] like Image 6 Shown is a structural diagram of the non-volatile semiconductor storage device 200 of this embodiment, the difference from Embodiment 1 is that the barrier layer 120, the floating gate 130, the tunnel oxide layer 140 and the control gate 150 are sequentially deposited on the source region 112 Above, the control gate 150 is connected to the first voltage Vs, and the drain region 113 is connected to the second voltage Vd.
[0096] The nonvolatile semiconductor memory device 200 of this embodiment has a write operation mode, an erase mode, and a read operation mode.
[0097] (1) Write operation mode
[0098] Control the MOS transistor 110 to turn on, the first voltage Vs is a negative voltage, the second voltage Vd is a positive voltage, and the difference between Vs and Vd is 9V to 18V (including 9V and 18V), for example, Vs=-3V, Vd =7V.
[0099] After the MOS transistor 110 is turned on, the voltage of the drain region 113 (Vd=7V) is transmitted to the s...
Embodiment 3
[0109] like Figure 7 Shown is the structure diagram of the non-volatile semiconductor storage device 300 of this embodiment, the difference from the first embodiment is that the tunnel oxide layer 140, the floating gate 130, the barrier layer 120 and the control gate 150 are sequentially deposited on the drain region 113 Above, the barrier layer 120 includes a barrier oxide layer 121 and a dielectric layer 122 deposited on the barrier oxide layer 121 .
[0110] The nonvolatile semiconductor memory device 300 of this embodiment has a write operation mode, an erase mode, and a read operation mode.
[0111] (1) Write operation mode
[0112] Control the MOS transistor 110 to turn on, the first voltage Vs is a negative voltage, the second voltage Vd is a positive voltage, and the difference between Vs and Vd is 9V to 18V (including 9V and 18V), for example, Vs=-3V, Vd =7V.
[0113] After the MOS transistor 110 is turned on, the voltage of the source region 112 (Vs=-3V) is trans...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


