A semiconductor memory aging test core board

An aging test and memory technology, used in static memory, instruments, etc., can solve problems such as reducing test clock signal transmission distortion, uneven temperature distribution, and inapplicability to low-temperature aging tests, to improve customization capabilities and flexibility, improve Product reliability, yield improvement effect

Active Publication Date: 2019-02-15
武汉精鸿电子技术有限公司
View PDF25 Cites 29 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] The Chinese patent with the publication number CN102467973A discloses a memory testing method and device, which mentions that when the memory is aging, the heat generated by its own power consumption is used to control the aging temperature, so as to solve the problem of uneven temperature distribution and temperature error caused by external heating. It is mentioned that the controller and signal generator are used to test the memory, and the row-column matrix control method is mainly used; however, it does not involve the recording and management analysis of the test process, and this method is not suitable for low-temperature aging test

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A semiconductor memory aging test core board
  • A semiconductor memory aging test core board
  • A semiconductor memory aging test core board

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention. In addition, the technical features involved in the various embodiments of the present invention described below can be combined with each other as long as they do not constitute a conflict with each other.

[0042] refer to Figure 1~3 , the semiconductor memory burn-in test core board (Core Board) and its working principle are described.

[0043] The semiconductor memory burn-in test core board includes a central processing unit (CPU), which is used to communicate with an external host computer, control the test process according to instructions, such as jump, loop, assignment, etc., and control t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention belongs to the technical field of semiconductor memory aging test, A semiconductor memory aging test core board is disclosed, According to the parameter configuration of the host computer, the test vectors are generated in real time, various types of test signals and test patterns are output, and the test signals are delayed and adjusted, the driving is strengthened, the waveform control is processed, and the power signals are compensated to generate more accurate power signals of the test signals. Users' customization ability and flexibility to test waveforms are improved. The test core board has a partitioned memory, which stores the real-time comparison test data in the test process, and controls and analyzes the failure DUT test process through the partitioned stored data, thus realizing the control and failure analysis of a single DUT test process in the aging test. The storage space provided by the memory such as DRAM stores each IO of each DUT long enough to enablethe DUT manufacturer to perform statistical analysis on each batch of failed DUT, thereby improving yield and improving product reliability.

Description

technical field [0001] The invention belongs to the technical field of semiconductor memory burn-in test, and more specifically relates to a semiconductor memory burn-in test core board. Background technique [0002] Semiconductor memory has a certain failure probability, and the relationship between the failure probability and the number of times of use conforms to the characteristics of the bathtub curve. The failure probability of the memory is high at the beginning of use, and the failure probability is greatly reduced after a certain number of times of use, until it is close to or reaches its use. After the lifetime, the failure probability of the memory will increase again. So far, no memory manufacturer has dared to ignore the failure problem of semiconductor memory. Generally, the aging test (Test During burn-in, TDBI) is used to accelerate the occurrence of memory failure probability, and directly let it enter the product stable period to solve this problem. [000...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G11C29/12G11C29/36G11C29/56
CPCG11C29/12G11C29/36G11C29/56004
Inventor 陈凯张庆勋邓标华周璇
Owner 武汉精鸿电子技术有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products