Anti-radiation D latch based on dual interlocking unit

A technology of double interlocking units and latches, which is applied in the directions of radiation resistance enhancement, reliability improvement modification, delay compensation, etc., and can solve the problem of multiple hardware, failure to achieve double-node flipping fault tolerance, poor ability to resist double-node flipping, etc. question

CN109586705AInactive Publication Date: 2019-04-05ZHONGBEI UNIV
4 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
Publication Date
2019-04-05
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
Patent Text Reader

Abstract

An anti-radiation D latch based on a dual interlocking unit belongs to the anti-nuclear reinforcement field in the reliability of an integrated circuit. Problems that a traditional anti-radiation D latch needs more hardware; power consumption is high; delay time is long; although anti-dual-node flip can be realized, the capability of the anti-dual-node flip is poor; and even the fault tolerance ofthe dual-node flip can not be realized are solved. The latch comprises NMOS transistors N1 to N18, PMOS transistors P1 to P18 and one inverter I1. The amount of the required devices is less so that the power consumption of the whole latch is reduced, and the hardware cost is low. A signal at the input end of the latch can be transmitted to an output port only through a transmission gate, and datatransmission time is short. The fault tolerance of any single node and dual node flip can be realized so as to realize fault tolerance protection against single node and dual node flip. The latch canprotect the application of an integrated circuit chip in a high radiation environment (such as aerospace, a ground nuclear power plant and the like).
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the field of anti-radiation reinforcement in integrated circuit reliability. Background technique

[0002] The traditional anti-radiation D-latch has been used for anti-radiation protection, but with the advancement of integrated circuit technology, the flipping of two nodes has become possible, so a new design is required to strengthen the protection of the two nodes. Although the traditional anti-irradiation D latch can realize anti-double-node flipping, it has poor ability to resist double-node flipping, and even cannot realize fault tolerance to double-node flipping, and there are many hardware required, high power consumption, and long transmission time. Therefore, the above problems urgently need to be solved. Contents of the invention

[0003] The present invention aims to solve the problem that the traditional anti-radiation D latch needs more hardware, high power consumption, long delay time, and although it can rea...

Examples

Embodiment Construction

[0087] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0088] It should be noted that, in the case of no conflict, the embodiments of the present invention and the features in the embodiments can be combined with each other.

[0089] The present invention will be further described below in conjunction with the accompanying drawings and specific embodiments, but not as a limitation of the present invention.

[0090] see figure 1 Describe this embodiment mode, the anti-radiation D latch based on double interlock un...