Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device and manufacturing method thereof

A manufacturing method and semiconductor technology, applied in the direction of semiconductor/solid-state device manufacturing, semiconductor devices, electric solid-state devices, etc., can solve problems such as improvement, inability to conduct electrical connections, and inability to optimize the electrical performance of back-illuminated CMOS image sensors, etc., to achieve Performance optimization, electrical performance improvement, and the effect of electrical performance optimization

Active Publication Date: 2020-06-19
WUHAN XINXIN SEMICON MFG CO LTD
View PDF3 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, in the existing process of making a back-illuminated CMOS image sensor, there is a buffer medium layer between the metal grid in the pixel area and the underlying substrate and deep trench filling structure, so that the metal grid and the underlying There is only a physical connection between the substrate and the deep trench filling structure, but no electrical connection, which makes it impossible to optimize and improve the electrical performance of the back-illuminated CMOS image sensor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0059] A manufacturing process of a metal grid layer in a pixel area is as follows:

[0060] Such as Figure 1a As shown, a substrate 10 having a pixel region 11 is provided;

[0061] Such as Figure 1a and 1b As shown, a pad oxide layer 12 is formed on the pixel region 11, a first patterned photoresist layer 13 is formed on the pad oxide layer 12, and the first patterned photoresist layer 13 As a mask, etch the pad oxide layer 12 on the pixel area 11 and the substrate 10 with a partial thickness to form a trench 14 in the substrate 10 of the pixel area 11, and remove the first A patterned photoresist layer 13;

[0062] Such as Figure 1c As shown, an isolation oxide layer 151 is formed on the surface of the trench 14 and the surface of the pad oxide layer 12, and a conductive metal layer 152 is filled in the trench 14, and the conductive metal layer 152 covers the On the pad oxide layer 12, the conductive metal layer 152, the isolation oxide layer 151 and the pad oxide ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor device and a manufacturing method thereof, and the manufacturing method of the semiconductor device comprises: forming a trench filling structure in a substrateof a pixel region, and further clamping a high-K dielectric layer between the side wall of a filling material in the trench filling structure and the substrate; forming a plug structure in the substrate of the pad region; covering a buffer dielectric layer on the surface of the substrate in the pixel region and the bonding pad region; etching the buffer dielectric layer to form a first opening which at least exposes part of the substrate at the periphery of the top side wall of the trench filling structure and / or at least part of the top of the trench filling structure; and forming a metal grid layer on the buffer dielectric layer of the pixel region, and filling the first opening so as to be electrically connected with the exposed part of the substrate and / or the trench filling structure.According to the technical scheme of the invention, the metal grid layer is electrically connected with the exposed part of the substrate and / or the trench filling structure, so that the electrical performance of the semiconductor device can be optimized and improved.

Description

technical field [0001] The invention relates to the field of semiconductor integrated circuit manufacturing, in particular to a semiconductor device and a manufacturing method thereof. Background technique [0002] In the back-illuminated CMOS image sensor (Back-side Illumination CMOS ImaginationSensor, referred to as BSI-CIS) manufacturing process, deep trench isolation (Deep Trench Isolation, referred to as DTI) technology and back metal grid (Backside Metal Grid, referred to as BMG ) technology can make the back-illuminated CMOS image sensor have better optical performance. [0003] However, in the existing process of making a back-illuminated CMOS image sensor, there is a buffer medium layer between the metal grid in the pixel area and the underlying substrate and deep trench filling structure, so that the metal grid and the underlying There is only a physical connection between the substrate and the deep trench filling structure, but no electrical connection, which mak...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/762H01L29/06
CPCH01L21/76224H01L29/0634H01L27/1463H01L27/14636H01L27/14683
Inventor 胡胜杨帆
Owner WUHAN XINXIN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products