High-performance approximate full adder gate-level unit

Abstract

The invention discloses a high-performance approximate full adder gate-level unit, which comprises a first NOR gate, a second NOR gate, a third NOR gate and a NOT gate, the first input end of the first NOR gate is an addend input end, the second input end is an addend input end, and the output end is connected with the first input end of the second NOR gate and the first input end of the third NORgate; the second input end of the second NOR gate is a low carry input end, and the output end of the second NOR gate is the sum output end of the gate-level unit; the second input end of the secondNOR gate is further connected with the input end of the NOT gate, the output end of the NOT gate is connected with the second input end of the third NOR gate, and the output end of the third NOR gateis the high carry output end of the gate-level unit. Compared with an accurate full adder, the full adder has the advantages that the performance is improved by 50 percent in the aspect of key path delay, and the circuit complexity is reduced by 58 percent.

Description

technical field [0001] The invention relates to the field of approximate circuit design, in particular to a high-performance approximate full adder gate-level unit. Background technique [0002] With the continuous enrichment and development of the functional experience of various mobile device terminals, power consumption has become a key issue restricting the development of digital integrated circuit design. The industry's requirements for chip design have changed from pursuing high performance and small area to comprehensive requirements for performance, area and power consumption. Therefore, how to reduce the power consumption of digital integrated circuits under the premise of ensuring reliable circuit performance has become a research focus in academia and industry. [0003] A large number of studies have shown that the calculation accuracy of digital integrated circuits is directly proportional to power consumption. Reducing calculation accuracy can achieve the effec...

AI Technical Summary

Problems solved by technology

[0004] The existing full adder uses more gate circuits, and the corresponding transistors are also more, resulting in a large power consumption and a large area occupied by the hardware circuit.

Images