Check patentability & draft patents in minutes with Patsnap Eureka AI!

Multiplexing adaptive synchronization circuit for pins of system-on-chip

A synchronous circuit and pin multiplexing technology, which is applied in electrical digital data processing, general-purpose stored program computers, instruments, etc., can solve problems such as difficulty in entering the test mode of chips, lack of pin resources, and increased test costs, so as to reduce the number of tests. Effects of settling and switching times, increased efficiency, and reduced cost of test

Pending Publication Date: 2020-11-17
SUZHOU POWERON IC DESIGN
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

For power chips with MCU core digital-analog hybrid, the pin resources are scarce, and different test modes can only be selected in sequence through individual pins. Since the chip clock circuit has not been calibrated at this time, a certain fixed baud rate will appear. The communication failure of some chips makes it difficult for some chips to enter the corresponding test mode, and it is necessary to provide a stable clock by means of an external clock or an external power supply.
lead to increased testing costs

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multiplexing adaptive synchronization circuit for pins of system-on-chip
  • Multiplexing adaptive synchronization circuit for pins of system-on-chip
  • Multiplexing adaptive synchronization circuit for pins of system-on-chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0033] Example: such as image 3 As shown, a system-on-chip pin multiplexing clock adaptive synchronization circuit includes automatic test equipment and a clock module. The automatic test equipment is connected to the MCU of the chip under test through a single bus. Adapt to synchronous circuits;

[0034] Such as figure 2 As shown, the sampling edge circuit is used to receive the START pulse transmitted by the automated test equipment, detect and determine the pulse width and baud rate of the pulse, and transmit it to the adaptive synchronization circuit; the adaptive synchronization circuit receives the START pulse transmitted by the sampling edge circuit Pulse width, to determine the sampling interval of the subsequent bus; the pulse signal collected by the sampling edge circuit is processed by the adaptive synchronization circuit, which is used to assist the MCU of the chip under test to enter the test mode, and the pulse width and baud rate of the pulse collected by the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A multiplexing adaptive synchronization circuit for pins of a system-on-chip comprises an automatic test device and a clock module, the automatic test device is connected to a to-be-tested chip MCU bya single bus, and an edge acquisition circuit and an adaptive synchronization circuit are arranged in the to-be-tested chip MCU. The edge acquisition circuit is used for receiving START start pulsestransmitted by the automatic test device, detecting and determining the pulse width and the baud rate of the pulses, and transmitting the pulses to the adaptive synchronous circuit. The adaptive synchronous circuit receives the pulse width transmitted by the sampling edge circuit and determines a sampling interval of a subsequent bus; according to the invention, the use of an external clock and acorresponding PAD pin is avoided, the communication between test equipment or an upper computer and the to-be-tested MCU chip can be ensured under the condition of no calibration, and when the circuitis used for the digital-analog hybrid chip, the to-be-tested chip is prevented from being damaged by the MCU of the to-be-tested chip. Communication faults caused by clock precision deviation can beavoided.

Description

Technical field: [0001] The invention relates to the technical field of chip design, in particular to a system-on-chip pin multiplexing adaptive synchronization circuit. Background technique: [0002] Micro control unit MCU, also known as single-chip microcomputer or single-chip microcomputer, is to appropriately reduce the frequency and specifications of the central processing unit CPU, and integrate memory (memory), counter (Timer), USB, A / D conversion, UART, PLC , DMA and other peripheral interfaces, and even LCD drive circuits are integrated on a single chip to form a chip-level computer, which can be used for different combination controls for different applications. The central processing unit (CPU) in the microcomputer is called the microprocessor (MPU), which is the core component of the microcomputer, and it can also be said to be the heart of the microcomputer. It plays the role of controlling the work of the entire microcomputer, generates control signals to cont...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F15/78G06F1/12
CPCG06F15/7807G06F1/12Y02D10/00
Inventor 刘秉坤李岩李海松易扬波孙崇庞昆
Owner SUZHOU POWERON IC DESIGN
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More