Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA optimization implementation method and system for SM4 cryptographic algorithm and application

A technology for implementing systems and cryptographic algorithms, applied in the field of FPGA optimization and implementation of SM4 cryptographic algorithms, can solve problems such as large resource consumption

Active Publication Date: 2021-07-06
XIDIAN UNIV
View PDF7 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

One is a cycle-based circuit architecture, which requires about 32 clock cycles to complete an encryption / decryption. This solution can save hardware resources to the greatest extent and is suitable for deployment on resource-constrained devices; the other is based on a pipeline circuit architecture. In the electronic code book mode (Electronic Code Book Mode, ECB), only one clock cycle is needed to complete one encryption / decryption. Its advantage is that the throughput can reach more than 20Gbit / s, but the resource consumption is huge, which is suitable for Deploy on resource-rich devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA optimization implementation method and system for SM4 cryptographic algorithm and application
  • FPGA optimization implementation method and system for SM4 cryptographic algorithm and application
  • FPGA optimization implementation method and system for SM4 cryptographic algorithm and application

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0099] The SM4 algorithm is a group encryption algorithm, the length of the message group and the key are both 128 bits, mainly including the key expansion algorithm, encryption algorithm, and decryption algorithm. The algorithm adopts a 32-round nonlinear iterative structure, and the encryption and decryption algorithm structures are the same, but the order of using the round keys is reversed.

[0100] The following is a brief introduction to the principle of the SM4 algorithm. represents the vector set of bits e, The elements in are called words, The elements in are called bytes. Sbox(·) represents an S-box with 8 inputs and 8 outputs, which is used for nonlinear permutation. Represents a 32-bit XOR operation. i (i=0,···,31) represents a round key with a length of 32 bits. ck i (i=0,···,31) represents a system parameter with a length of 32 bits. The round function F is expressed as The nonlinear transformation τ is expressed as τ(A)=(Sbox(a 0 ),Sbox(a 1 ),Sbox(a...

Embodiment 2

[0113] The FPGA optimization implementation system of the SM4 cryptographic algorithm provided by the embodiments of the present invention includes: a circular design architecture, a pipeline LUT type design architecture, a pipeline BRAM type design architecture, and a pipeline BRAM+REGISTER type design architecture.

[0114] 1. The circular design architecture includes a control module, a round key generation module, and an encryption module.

[0115] (1) The control module is used to receive keys, messages to be encrypted, valid signals, judge the current state, output keys, messages to be encrypted, current iteration round signals, etc. to the round key generation module and encryption module, and control and coordinate the round The key generation module and encryption module are functioning normally.

[0116] In the above scheme, the control module includes a set of counters, which are used to provide the current iteration round signal for the round key generation module ...

Embodiment 3

[0142] The FPGA optimization implementation method of the national secret SM4 symmetric cipher algorithm provided by the embodiment of the present invention mainly includes a circular architecture design scheme for resource saving optimization and a pipelined architecture design scheme for encryption performance optimization. The pipeline architecture solution is mainly composed of three design ideas based on LUT, BRAM, and BRAM+REGISTER.

[0143] The circular architecture scheme includes a control module, a round key generation module and an encryption module, including:

[0144] (1) The control module is mainly composed of a counter and a Moore state machine. The counter judges the input control signal valid_in to count, and provides the current iteration round signal for the entire loop architecture. The Moore state machine is divided into idle and working states. When the system is in the idle state, the control module receives signals such as the plaintext to be encrypte...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of cryptography, and discloses an FPGA optimization implementation method and system for an SM4 cryptographic algorithm and application, and the FPGA optimization implementation system for the SM4 cryptographic algorithm comprises a circulation type design architecture, a pipeline LUT type design architecture, a pipeline BRAM type design architecture and a pipeline BRAM + REGISTER type design architecture. The circular design architecture comprises a control module, a round key generation module and an encryption module; the assembly line LUT type design architecture comprises a control module, a round key generation module and an assembly line encryption module; the assembly line BRAM type design architecture comprises a control module, a round key generation module and an assembly line encryption module; the assembly line BRAM + REGISTER type design architecture comprises a control module, a round key generation module and an assembly line encryption module. According to the invention, side channel attacks can be effectively resisted, and the encryption performance is improved.

Description

technical field [0001] The invention belongs to the technical field of cryptography, and in particular relates to an FPGA optimization implementation method, system and application of a SM4 cryptographic algorithm. Background technique [0002] Data encryption is one of the important means to ensure information security. At present, mainstream encryption algorithms are mainly divided into symmetric cryptographic algorithms (such as DES, AES, SM4, etc.) and asymmetric cryptographic algorithms (such as RSA, ECC, etc.). Compared with asymmetric cryptographic algorithms, symmetric cryptographic algorithms have the advantages of simplicity and efficiency, easy deployment, and fast encryption and decryption, and are widely used in data encryption scenarios. [0003] In January 2006, the SMS4 encryption algorithm became the first symmetric encryption algorithm [No. 7] approved for wireless LAN products in my country in the State Encryption Administration's announcement on wireles...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L9/06
CPCH04L9/0618H04L9/0631H04L2209/125
Inventor 何诗洋李晖李凤华
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com