Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

MOSFET chip manufacturing method for improving grid characteristics

A manufacturing method and chip technology, applied in semiconductor/solid-state device manufacturing, electrical components, transistors, etc., can solve problems such as the inability to effectively limit the current flowing through the gate, save space, reduce switching losses, and improve discharge efficiency. Effect

Active Publication Date: 2021-11-12
深圳市芯电元科技有限公司
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The invention provides a method for manufacturing a MOSFET chip with improved gate characteristics, and aims to solve the problem that the existing MOSFET chip cannot effectively limit the current flowing through the gate

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • MOSFET chip manufacturing method for improving grid characteristics
  • MOSFET chip manufacturing method for improving grid characteristics
  • MOSFET chip manufacturing method for improving grid characteristics

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are some of the embodiments of the present invention, but not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0043] It should also be understood that the terminology used in the description of the present invention is for the purpose of describing particular embodiments only and is not intended to be limiting of the present invention. As used in this specification and the appended claims, the singular forms "a", "an" and "the" are intended to include plural referents unless the context clearly dictates otherwise.

[0044] It should also be further unders...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an MOSFET chip manufacturing method for improving grid characteristics. The method comprises the following steps: forming lightly-doped polycrystalline silicon on an isolation oxide layer, removing the lightly-doped polycrystalline silicon in a groove region so as to obtain first lightly-doped polycrystalline silicon and second lightly-doped polycrystalline silicon on the peripheral side of the groove region, forming a source region on an epitaxial layer, carrying out heavy doping on a partial region of the first lightly-doped polycrystalline silicon to obtain second heavily-doped polycrystalline silicon, upwards forming a dielectric layer, enabling the type of the second heavily-doped polycrystalline silicon to be opposite to that of the first lightly-doped polycrystalline silicon, forming a diode by the first lightly-doped polycrystalline silicon and the second heavily-doped polycrystalline silicon, forming a resistor is formed by two ends of the second lightly-doped polycrystalline silicon, connecting the diode in parallel with the resistor, and connecting in series with the grid electrode. The polycrystalline silicon resistor and the polycrystalline silicon diode are integrated in the chip, so that the current flowing through the grid electrode can be effectively limited, and the grid electrode can be protected.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for manufacturing a MOSFET chip for improving gate characteristics. Background technique [0002] MOSFET chip is a discrete device, which belongs to the category of semiconductor power devices, and belongs to the field of semiconductor chips with integrated circuits. Integrated circuits integrate thousands of transistors into the same chip through process methods, and MOSFETs are composed of thousands of transistors. A single transistor composed of several cells of the same structure arranged side by side. [0003] The key index parameters of MOSFET include breakdown voltage (specifically drain-source breakdown voltage), on-resistance, threshold voltage and avalanche current. Usually, the larger the breakdown voltage and avalanche current, the better, and the smaller the on-resistance, the better. . In order to achieve its nominal breakdown voltage, an epitaxial...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L29/06H01L29/78
CPCH01L29/66568H01L29/7827H01L29/0603
Inventor 潘光燃胡瞳腾
Owner 深圳市芯电元科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products