Strong real-time EtherCAT implementation system
A realization system, strong technology, applied in the field of strong real-time EtherCAT realization system, strong real-time EtherCAT realization system based on software and hardware cooperative work, can solve delay and other problems
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0035] like figure 1 As shown, this embodiment provides a strong real-time EtherCAT implementation system, including a MII receiving module, a dedicated processor module and an MII sending module, and the MII receiving module, a dedicated processor module and the MII sending module are all implemented with HDL logic.
[0036] MII receiving module: analyze the MII protocol, and obtain the analysis data. MII data receiving module includes MII data analysis module and receiving asynchronous FIFO, the input end of MII data analysis module is used to receive MII input signal, the output end of MII data analysis module is connected to the input end of receiving asynchronous FIFO, and the input end of FIFO is connected to special processing The MII data analysis module is used to analyze the MII protocol, and the receiving asynchronous FIFO is used to realize data buffering and cross-clock domain processing. The MII data analysis module identifies the timing MII interface signal, an...
Embodiment 2
[0040] Those skilled in the art can understand this embodiment as a more specific description of Embodiment 1.
[0041] MII: Media Independent Interface, also called Media Independent Interface, it is the Ethernet industry standard defined by IEEE-802.3, it includes a data interface, and a management interface between MAC and PHY, the data interface includes respectively for the transmitter Two independent channels with the receiver, each channel has its own data, clock and control signals, the MII data interface requires a total of 16 signals, the management interface is a dual-signal interface, one is a clock signal, the other is a data signal, Through the management interface, upper layers can monitor and control the PHY.
[0042] HDL: A hardware description language, a language that describes the structure and behavior of digital system hardware in text form. It can be used to represent logic circuit diagrams, logic expressions, and logic functions completed by digital log...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 

