Method for eliminatnig defects on wafer by high energy full ion implantation

An ion implantation, silicon wafer technology, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problem of reducing silicon wafer metal impurity defects, reducing part of the impurity depth, reducing component qualification rate and electrical properties quality and other issues

Inactive Publication Date: 2004-02-04
GRACE SEMICON MFG CORP
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, no matter which method is used above, the traditional defect removal method can only reduce part of the impurity depth, and cannot completely reduce all metal impurity defects on the silicon wafer, so that there are still some impurity defects on the surface of the silicon wafer. , will make the components of the integrated circuit fabricated on the silicon wafer be affected by impurities and reduce the yield and electrical quality of the components

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for eliminatnig defects on wafer by high energy full ion implantation
  • Method for eliminatnig defects on wafer by high energy full ion implantation
  • Method for eliminatnig defects on wafer by high energy full ion implantation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] The present invention uses a high-energy full-scale ion implantation method (VHEBI) to remove impurities and heavy metals on the surface of a silicon wafer that will cause adverse effects on component characteristics, or to remove point defects related to defects, etc., so as to remove defects (gettering) The component formation area on the surface of the silicon wafer is cleaned or free of defects to improve component characteristics and product qualification rate of component manufacturing.

[0015] In the semiconductor wafer forming process, the defects caused by the environmental impurity pollution and thermal stress caused by the growth of single crystal silicon are all left in the silicon wafer 10, and the impurity defects 12 caused by subsequent processing also exist in it, such as figure 1 As shown, especially the impurity defect 12 located in the component forming region 14 on the surface of the silicon wafer 10 often affects the behavior of the carrier (Carrier...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Depthaaaaaaaaaa
Login to view more

Abstract

The present invention utilizes total ion implanting of high-energy method to implant ion to deep layer of silicon wafer so that the surface impurity defects can be entirely lowered with their depth to spread them to damage area deep under the silicon wafer surface in order to decrease the impurity defects and differential raws in component forming zone at the surface of the silicon wafer.

Description

【Technical field】 [0001] The present invention relates to a method (gettering) for semiconductor silicon wafer manufacturing process, in particular to a method (gettering) for eliminating surface defects of silicon wafers by using a very high energy comprehensive ion implantation method (VHEBI). defect method. 【Background technique】 [0002] Wafer processing (Modification) refers to the process of manufacturing silicon single crystal rods into silicon wafers (Wafer). The manufacturing steps included in the wafer forming process vary depending on different wafer manufacturers, mainly including Orientation, Slicing, Edge Contouring, crystal plane A series of processes such as lapping, chemical etching, gettering, and the cleaning process (cleaning) required between each step can finally become a piece of wafer. [0003] Generally, silicon wafers grown by the silicon crystal growth (CZ) method, defects caused by impurities in the growth environment and thermal stress are left...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/265H01L21/302H01L21/322
Inventor 萧宇成
Owner GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products