Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Simulation apparatus and method of designing semiconductor integrated circuit

An analog device and integrated circuit technology, applied in the layout/wiring steps, low-power design field, can solve the problems that integrated circuits cannot ignore the analog speed, increase analog-return processing, etc., and achieve power consumption design and low power consumption design Effect

Inactive Publication Date: 2005-10-12
PANASONIC CORP
View PDF1 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Namely, if such an entire LST arranged by hardware and software including installed software and application software is simulated, the lower level of simulation speed cannot be ignored when increasing the scale of integrated circuits
There is another problem that, in such a case where the specification cannot be met when predicting the power consumption, a simulation-returning-backprocess operation is added

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Simulation apparatus and method of designing semiconductor integrated circuit
  • Simulation apparatus and method of designing semiconductor integrated circuit
  • Simulation apparatus and method of designing semiconductor integrated circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049] (Example Mode 1)

[0050] The best embodiment modes of the present invention will now be described in detail with reference to the accompanying drawings. First, a simulation model design method having a high degree of abstraction and capable of high-speed cycle basic simulation is described, which corresponds to the first object of the present invention.

[0051] To this end, "function_b" is represented as an instance of an algorithm model that uses C language to describe hardware as follows:

[0052] void function_b(size_a, in0, in1) {int i, tmp; for(i=0; i

[0053] figure 1 is a schematic diagram showing a simulation device equipped with a high-speed cycle base model according to the present invention, which corresponds to such an algorithm model. The model 101 to be designed is arranged by a state control module model 102 , a calculation module model 103 and a storage model 104 , 105 , 106 . Also, there are a “start_signalsignal notifying the start of calcula...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A simulation apparatus of a semiconductor integrated circuit, capable of measuring power consumption in a higher abstract degree than an RT level and in a high speed, is realized, so that a low power consumption designing operation can be carried out by employing a simulation result. While a cycle base model of a designing subject circuit is arranged by a state control module model, a calculation module model, and a memory model, in the calculation module model, an algorithm description is made; a detailed structure such as a pipeline of hardware is shortcircuited to a calculation to be processed in a unit clock; and a timing shift is absorbed in a wait state of the state control module model, so that a high-speed simulation can be realized. Since such information as an area and a wiring capacitance is added to an activating ratio measurement of a simulation model, power consumption can be measured. A priority arraigning / wiring operation of a function module is carried out based upon this measurement result, and then, a simulation is repeatedly performed so as to execute optimum arranging / wiring operations, so that low power consumption designing can be realized.

Description

technical field [0001] The present invention relates to a design method of a system LSI. More specifically, the present invention relates to an analog model design method in an analog device of an LSI, a power consumption estimation method using the model, and also relates to a low power consumption design method in a layout step and a layout based on a result of the estimation / wiring step. Background technique [0002] Recently, in semiconductor integrated circuits manufactured on a large scale such as system LSIs, reduction in power consumption is strongly required. In particular, with regard to semiconductor integrated circuits used in portable terminals, the field of use of which is extended to the field of multimedia, such as Internet connection, TV phone, there is a limit to the reproduction of moving pictures within the condition of their battery life. Therefore, designing for low power consumption constitutes the most important aspect. [0003] Conventionally, us...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50H01L21/82
CPCG06F17/5022G06F30/33
Inventor 桑原佑治新出弘纪小川幸生
Owner PANASONIC CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products