Method for extracting interconnection parasitic capacitance capable of automatically adapting process characteristic size
A technology of parasitic capacitance and extraction method, which is applied in the direction of circuits, electrical components, electrical digital data processing, etc., can solve problems such as poor self-adaptive ability, and achieve the effect of increasing speed
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0086] in figure 1 In the illustrated embodiment, the present utility model is executed by the computer in the following steps:
[0087] 1) Read the process feature size S of the input layout from the process file f . figure 2 Schematic diagram of the input layout.
[0088] 2) Scan the entire layout from left to right with a vertical scanning band.
[0089] The width of the scanning zone in this method W sb Set to be proportional to the feature process size of the layout.
[0090] Scanning belt width W in this method sb The recommended value is 60×S f .
[0091] The scanning belt stops at each station. The scanning zone sites are the left and right end points of the conductor edges and the intersections between the conductor edges on the layout. When the scanning belt stays at each station, perform the following actions:
[0092] a) Read in the worksheet of all conductors starting from the right end of the current scan band to the memory.
[0093] b) Delete all conductors that t...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap